Dataflow transformations in high-level DSP system design

被引:0
|
作者
Saha, Sankalita [1 ]
Puthenpurayil, Sebastian [1 ]
Bhattacharyya, Shuvra S. [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源
2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dataflow graph transformations are important in many contexts of SoC implementation, particularly in the domain of signal processing. Most previous work on dataflow graph transformations has focused on synchronous dataflow and closely-related representations (e.g., see [1], [2], [3]). However, because SDF is limited to expressing static dataflow behaviors, modern SoC applications are often not fully amenable to SDE In this paper, we discuss methods of modeling and transformation for more flexible forms of dataflow that are better suited to high-level design of modern signal processing systems.
引用
收藏
页码:131 / +
页数:2
相关论文
共 50 条
  • [21] Building a High-Level Dataflow System on top of Map-Reduce: The Pig Experience
    Gates, Alan F.
    Natkovich, Olga
    Chopra, Shubham
    Kamath, Pradeep
    Narayanamurthy, Shravan M.
    Olston, Christopher
    Reed, Benjamin
    Srinivasan, Santhosh
    Srivastava, Utkarsh
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2009, 2 (02): : 1414 - 1425
  • [22] High-level synthesis algorithm based on area oriented design transformations
    Schenk, W.
    International Conference on Superconductivity, 1990,
  • [23] Symbolic Execution of High-Level Transformations
    Al-Sibahi, Ahmad Salim
    Dimovski, Aleksandar S.
    Wasowski, Andrzej
    PROCEEDINGS OF THE 2016 ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING (SLE'16), 2016, : 207 - 220
  • [24] RESCHEDULING TRANSFORMATIONS FOR HIGH-LEVEL SYNTHESIS
    PAPACHRISTOU, CA
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 766 - 769
  • [25] DATA-FLOW TRANSFORMATIONS FOR CRITICAL PATH TIME REDUCTION IN HIGH-LEVEL DSP SYNTHESIS
    LUCKE, LE
    PARHI, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (07) : 1063 - 1068
  • [26] Dynamic configuration of dataflow graph topology for DSP system design
    Ko, DI
    Bhattacharyya, SS
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 69 - 72
  • [27] High-Level Synthesis of Dataflow Programs for Signal Processing Systems
    Bezati, Endri
    Mattavelli, Marco
    Janneck, Jorn W.
    2013 8TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS (ISPA), 2013, : 750 - +
  • [28] Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms
    Bloch, Aurelien
    Brunet, Simone Casale
    Mattavelli, Marco
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 69 - 76
  • [29] SynDFG: Synthetic Dataflow Graph Generator for High-level Synthesis
    Sinha, Sharad
    Zhang, Wei
    PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 50 - 55
  • [30] HIGH-LEVEL DESIGN
    BOURBON, BR
    COMPUTER DESIGN, 1992, 31 (09): : 27 - 29