SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis

被引:1
|
作者
Bloch, Aurelien [1 ]
Brunet, Simone Casale [1 ]
Mattavelli, Marco [1 ]
机构
[1] Ecole Polytech Fed Lausanne, SCI, MM, STI, Lausanne, Switzerland
关键词
dynamic dataflow programs; RVC-CAL; SIMD parallel computing; source-to-source compiler; GPU programming; heterogeneous systems;
D O I
10.1109/MCSoC51149.2021.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Writing and optimizing application software for heterogeneous platforms including GPU units is a very difficult task that requires designer efforts and resources to consider several key elements to obtain good performance. Dataflow programming has shown to be a good approach for accomplishing such a difficult task for its properties of portability and the possibility of arbitrary partitioning a dataflow network on each unit of heterogeneous platforms. However, such a design methodology is not sufficient by itself to obtain good performance. The paper describes some methodological steps for improving the performance of dataflow programs written in RVC-CAL and synthesized to execute on heterogeneous CPU/GPU co-processing platforms. The steps do include the optimization of the performance of the communication tasks between processing elements, a strategy for the efficient scheduling of independent GPU partitions, and the introduction of dynamic programming for leveraging the SIMD nature of GPU platforms. The approach is validated qualitatively and quantitatively using dataflow application program examples executed by applying several partitioning configurations.
引用
收藏
页码:62 / 68
页数:7
相关论文
共 50 条
  • [1] Dynamic SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis
    Bloch, Aurelien
    Casale-Brunet, Simone
    Mattavelli, Marco
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (03)
  • [2] Programming heterogeneous CPU-GPU systems by high-level dataflow synthesis
    Bloch, Aurelien
    Bezati, Endri
    Mattavelli, Marco
    2020 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2020, : 59 - 64
  • [3] High-level synthesis with SIMD units
    Raghunathan, V
    Raghunathan, A
    Srivastava, MB
    Ercegovac, MD
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 407 - 413
  • [4] Verification method of dataflow algorithms in high-level synthesis
    Chiang, Tsung-Hsi
    Dung, Lan-Rong
    JOURNAL OF SYSTEMS AND SOFTWARE, 2007, 80 (08) : 1256 - 1270
  • [5] HIDA: A Hierarchical Dataflow Compiler for High-Level Synthesis
    Ye, Hanchen
    Jun, Hyegang
    Chen, Deming
    PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, ASPLOS 2024, VOL 1, 2024, : 215 - 230
  • [6] FLOWER: A Comprehensive Dataflow Compiler for High-Level Synthesis
    Amiri, Puya
    Perard-Gayot, Arsene
    Membarth, Richard
    Slusallek, Philipp
    Leissa, Roland
    Hack, Sebastian
    2021 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT), 2021, : 44 - 52
  • [7] A High-Level Dataflow System
    L. Verdoscia
    R. Vaccaro
    Computing, 1998, 60 : 285 - 305
  • [8] A high-level dataflow system
    Verdoscia, L
    Vaccaro, R
    COMPUTING, 1998, 60 (04) : 285 - 305
  • [9] Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms by Dynamic Network Execution
    Bloch, Aurelien
    Casale-Brunet, Simone
    Mattavelli, Marco
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (03)
  • [10] High-Level Synthesis of Dataflow Programs for Signal Processing Systems
    Bezati, Endri
    Mattavelli, Marco
    Janneck, Jorn W.
    2013 8TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS (ISPA), 2013, : 750 - +