共 50 条
- [31] High-Level Dataflow Transformations Using Taylor Expansion Diagrams IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 46 - 57
- [32] GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), 2016, : 185 - 194
- [33] Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms 2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 69 - 76
- [36] A High-Level Synthesis Library for Synthesizing Efficient and Functional-Safe CNN Dataflow Accelerators IEEE ACCESS, 2024, 12 : 57194 - 57208
- [39] FROM BEHAVIOR TO STRUCTURE - HIGH-LEVEL SYNTHESIS IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (05): : 8 - 19