Module-Based Finite Automata: A Scalable and Memory-Efficient Architecture for Multi-pattern Matching in Deep Packet Inspection

被引:0
|
作者
Jiang, Junchen [1 ]
Tang, Yi [1 ]
Wang, Xiaofei [2 ]
Liu, Bin
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
[2] Dublin City Univ, Dept Comp Sci & Technol, Dublin, Ireland
来源
关键词
deterministic finite automata (DFA); deep packet inspection (DPI);
D O I
10.1007/978-3-642-10844-0_19
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-pattern matching is a critical technique for building high performance Network Intrusion Detection Systems (NIDS) and Deep Packet Inspection System (DPIS). Given a set of signature database, multi-pattern matching compares packet against patterns to detect the known attacks. Deterministic Finite Automaton (DFA) is widely used for multi-pattern matching in NIDS for its constant matching speed even in the worst case. Existing DFA-based works have claimed to achieve a high speed throughput at expenses of extremely high memory cost and logic complexity, so it fails to meet the memory space requirements of embedded system or high performance routers. In this paper, we propose a novel a mernory-efficient multi-pattern matching acceleration scheme called module-based Finite Automata (MB-FA) which could achieve a,real acceleration with little memory duplication. The basic idea of MB-FA is to store the original DFA in independent modules with a delicate algorithm so that inter-flow parallelism can be exploited to its largest scale. A full systematic design of MB-FA is presented, and support for rule update is also introduced. Evaluation experiments Show that Without any optimization, MB-FA can achieve an average speed-up of 20 times when the memory cost is almost the twice of original DFA.
引用
收藏
页码:149 / +
页数:2
相关论文
共 39 条
  • [31] A platform-based SoC design and implementation of scalable automaton matching for deep packet inspection
    Lin, Ying-Dar
    Tseng, Kuo-Kun
    Lee, Tsern-Huei
    Lin, Yi-Neng
    Hung, Chen-Chou
    Lai, Yuan-Cheng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (12) : 937 - 950
  • [32] Centralized Parallel Form of Pattern Matching Algorithm in Packet Inspection by Efficient Utilization of Secondary Memory in Network Processor
    Raja, N. Kannaiya
    Arulanandam, K.
    RajaRajeswari, B.
    GLOBAL TRENDS IN COMPUTING AND COMMUNICATION SYSTEMS, PT 1, 2012, 269 : 671 - +
  • [33] Scalable Algorithms for NFA Multi-Striding and NFA-Based Deep Packet Inspection on GPUs
    Avalle, Matteo
    Risso, Fulvio
    Sisto, Riccardo
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2016, 24 (03) : 1704 - 1717
  • [34] Multi-byte Pattern Matching using Stride-k DFA for High Speed Deep Packet Inspection
    Najam, Maleeha
    Younis, Usman
    Rasool, Raihan Ur
    2014 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, : 547 - 553
  • [35] Parallel multiple pattern matching schemes based on cuckoo filter for deep packet inspection on graphics processing units
    Ho, ThienLuan
    Cho, Seong-Je
    Oh, Seung-Rohk
    IET INFORMATION SECURITY, 2018, 12 (04) : 381 - 388
  • [36] Real-time stereo matching architecture based on 2D MRF model: a memory-efficient systolic array
    Sungchan Park
    Chao Chen
    Hong Jeong
    Sang Hyun Han
    EURASIP Journal on Image and Video Processing, 2011
  • [37] Real-time stereo matching architecture based on 2D MRF model: a memory-efficient systolic array
    Park, Sungchan
    Chen, Chao
    Jeong, Hong
    Han, Sang Hyun
    EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011, : 1 - 12
  • [38] A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT
    Hu, Yusong
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (20) : 4975 - 4987
  • [39] An Energy-Efficient Deep Belief Network Processor Based on Heterogeneous Multi-Core Architecture With Transposable Memory and On-Chip Learning
    Wu, Jiajun
    Huang, Xuan
    Yang, Le
    Wang, Jipeng
    Liu, Bingqiang
    Wen, Ziyuan
    Li, Juhui
    Yu, Guoyi
    Chong, Kwen-Siong
    Wang, Chao
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2021, 11 (04) : 725 - 738