Module-Based Finite Automata: A Scalable and Memory-Efficient Architecture for Multi-pattern Matching in Deep Packet Inspection

被引:0
|
作者
Jiang, Junchen [1 ]
Tang, Yi [1 ]
Wang, Xiaofei [2 ]
Liu, Bin
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
[2] Dublin City Univ, Dept Comp Sci & Technol, Dublin, Ireland
来源
关键词
deterministic finite automata (DFA); deep packet inspection (DPI);
D O I
10.1007/978-3-642-10844-0_19
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-pattern matching is a critical technique for building high performance Network Intrusion Detection Systems (NIDS) and Deep Packet Inspection System (DPIS). Given a set of signature database, multi-pattern matching compares packet against patterns to detect the known attacks. Deterministic Finite Automaton (DFA) is widely used for multi-pattern matching in NIDS for its constant matching speed even in the worst case. Existing DFA-based works have claimed to achieve a high speed throughput at expenses of extremely high memory cost and logic complexity, so it fails to meet the memory space requirements of embedded system or high performance routers. In this paper, we propose a novel a mernory-efficient multi-pattern matching acceleration scheme called module-based Finite Automata (MB-FA) which could achieve a,real acceleration with little memory duplication. The basic idea of MB-FA is to store the original DFA in independent modules with a delicate algorithm so that inter-flow parallelism can be exploited to its largest scale. A full systematic design of MB-FA is presented, and support for rule update is also introduced. Evaluation experiments Show that Without any optimization, MB-FA can achieve an average speed-up of 20 times when the memory cost is almost the twice of original DFA.
引用
收藏
页码:149 / +
页数:2
相关论文
共 39 条
  • [21] Efficient PMM: Finite Automata Based Efficient Pattern Matching Machine
    Singh, Ramanpreet
    Ghorbani, Ali A.
    INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS 2017), 2017, 108 : 1060 - 1070
  • [22] Enabling Fast and Memory-Efficient Acceleration for Pattern Matching Workloads: The Lightweight Automata Processing Engine
    Gong, Lei
    Wang, Chao
    Xia, Haojun
    Chen, Xianglan
    Li, Xi
    Zhou, Xuehai
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1011 - 1025
  • [23] MS-DFA: Multiple-Stride Pattern Matching for Scalable Deep Packet Inspection
    Vespa, Lucas
    Weng, Ning
    Ramaswamy, Ramaswamy
    COMPUTER JOURNAL, 2011, 54 (02): : 285 - 303
  • [24] A Memory-Efficient Scalable Architecture for Lifting-Based Discrete Wavelet Transform
    Hu, Yusong
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (08) : 502 - 506
  • [25] Deterministic Finite Automata Characterization for Memory-Based Pattern Matching
    Vespa, Lucas
    Weng, Ning
    INFORMATION AND COMMUNICATIONS SECURITY, PROCEEDINGS, 2009, 5927 : 268 - 282
  • [26] Efficient Multistriding of Large Non-deterministic Finite State Automata for Deep Packet Inspection
    Avalle, Matteo
    Risso, Fulvio
    Sisto, Riccardo
    2012 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2012,
  • [27] High Efficient Multi-pattern URL Matching Algorithm Based on HTTP Protocol
    Zeng, Ping
    Tan, Qingping
    Cao, Wei
    Huang, Teng
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 1039 - 1043
  • [28] A Comparative Study on DFA-Based Pattern Matching for Deep Packet Inspection
    Lenka, Rakesh Kumar
    Ranjan, Prabhat
    2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION TECHNOLOGY (ICCCT), 2012, : 255 - 260
  • [29] Efficient Keyword Matching for Deep Packet Inspection based Network Traffic Classification
    Khandait, Pratibha
    Hubballi, Neminath
    Mazumdar, Bodhisatwa
    2020 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS & NETWORKS (COMSNETS), 2020,
  • [30] Memory-Efficient Scalable Video Encoder Architecture for Multi-Source Digital Home Environment
    Tsai, Tsung-Han
    Li, Zong-Hong
    Lin, Hsueh-Yi
    Huang, Li-Yang
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 685 - 688