Centralized Parallel Form of Pattern Matching Algorithm in Packet Inspection by Efficient Utilization of Secondary Memory in Network Processor

被引:0
|
作者
Raja, N. Kannaiya [1 ]
Arulanandam, K. [2 ]
RajaRajeswari, B. [1 ]
机构
[1] Arulmigu Meenakshi Amman Coll Engg, CSE Dept, Near Kanchipuram, India
[2] Ganadipathy Tulsis Jain Engn Coll, CSE Dept, Vellore, Tamil Nadu, India
关键词
Intrusion detection; Network Security; Pattern matching; Packet payload; Packet inspection;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The Network detection engine have capable of inspecting the packet and find out increasing number of network worms and virus. The high level of network providing packet inspection in detection system and the network equipments applies the predefined pattern to identify and manage the monitor packet over the network. Therefore consequently the emerging high level network 'equipments need to contribute pattern matching and packet inspection. However, searching for patterns at multiple offsets in entire content of network packet requires more processing power than most general purpose processor can provide. We present a novel architecture for programmable centralized parallel pattern matching algorithm for efficient packet inspection with network processor. We mapped our centralized multi parallel pattern matching algorithm [CNMPPMA] for filter packet in parallel. The simulation result reveals that CNMPPMA significantly improves the matching performance.
引用
收藏
页码:671 / +
页数:3
相关论文
共 39 条
  • [1] A Pattern Partitioning Algorithm for Memory-Efficient Parallel String Matching in Deep Packet Inspection
    Kim, HyunJin
    Hong, Hyejeong
    Baek, Dongmyoung
    Kang, Sungho
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (06) : 1612 - 1614
  • [2] A Fast Multi-pattern Matching Algorithm for Deep Packet Inspection on a Network Processor
    Ni, Jia
    Lin, Chuang
    Chen, Zhen
    Ungsunan, Peter
    2007 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP), 2007, : 131 - 138
  • [3] A memory-efficient heterogeneous parallel pattern matching scheme in deep packet inspection
    Kim, HyunJin
    Hong, Hyejeong
    Baek, Dongmyoung
    Ahn, Jin-Ho
    Kang, Sungho
    IEICE ELECTRONICS EXPRESS, 2010, 7 (05): : 377 - 382
  • [4] An efficient parallel-network packet pattern-matching approach using GPUs
    Hung, Che-Lun
    Lin, Chun-Yuan
    Wang, Hsiao-Hsi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (05) : 431 - 439
  • [5] In-Depth Packet Inspection Using a Hierarchical Pattern Matching Algorithm
    Sheu, Tzu-Fang
    Huang, Nen-Fu
    Lee, Hsiao-Ping
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2010, 7 (02) : 175 - 188
  • [6] Efficient Pattern Matching Algorithm for Memory Architecture
    Lin, Cheng-Hung
    Chang, Shih-Chieh
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (01) : 33 - 41
  • [7] A Novel Efficient Pattern Matching Packet Inspection by using delta(n)FA
    Raja, N. Kannaiya
    Arulanandam, K.
    Ambika, G.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (01): : 79 - 88
  • [8] A Hybrid CPU/GPU Pattern-Matching Algorithm for Deep Packet Inspection
    Lee, Chun-Liang
    Lin, Yi-Shan
    Chen, Yaw-Chung
    PLOS ONE, 2015, 10 (10):
  • [9] A parallel NIDS pattern matching engine and its implementation on network processor
    Yu, JM
    Li, J
    SAM '05: Proceedings of the 2005 International Conference on Security and Management, 2005, : 375 - 381
  • [10] Hardware Based Pattern Matching Technique for Packet Inspection of High Speed Network
    Dhanapriya, M.
    Vasanthanayaki, C.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 662 - +