A High-Throughput Pipelined Architecture for JPEG XR Encoding

被引:4
|
作者
Hattori, Koichi [1 ]
Tsutsui, Hiroshi [2 ]
Ochi, Hiroyuki [1 ]
Nakamura, Yukihiro [3 ]
机构
[1] Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Yoshida Hon Machi, Kyoto 6068501, Japan
[2] Osaka Univ, Grad Sch Informat Sci & Technol, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
[3] Ritsumeikan Univ, Res Organizat Sci & Engn, Shiga 5258577, Japan
关键词
D O I
10.1109/ESTMED.2009.5336818
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
JPEG XR is an emerging image coding standard, based on HD Photo developed by Microsoft. It supports high compression performance twice as high as the de facto image coding system, namely JPEG, and also has an advantage over JPEG 2000 in terms of computational cost. JPEG XR is expected to be widespread for many devices including embedded systems in the near future. In this paper, we propose a novel architecture for JPEG XR encoding. In previous architectures, entropy coding was the throughput bottleneck because it was implemented as a sequential algorithm to handle data with dependency. We found that there is no dependency in intra-macroblock data, and we could safely pipeline all the encoding processes including the entropy coding. The proposed fully-pipelined architecture achieves 100 M pixel/sec at 125 MHz which could not be achieved by previous works.
引用
收藏
页码:9 / +
页数:2
相关论文
共 50 条
  • [1] A High-Throughput Pipelined Parallel Architecture for JPEG XR Encoding
    Tsutsui, Hiroshi
    Hattori, Koichi
    Ochi, Hiroyuki
    Nakamura, Yukihiro
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2012, 11 (04)
  • [2] A High-Throughput JPEG XR Encoder
    Tseng, Chao-Feng
    Lai, Yen-Tai
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 85 (02): : 249 - 261
  • [3] A High-Throughput JPEG XR Encoder
    Chao-Feng Tseng
    Yen-Tai Lai
    [J]. Journal of Signal Processing Systems, 2016, 85 : 249 - 261
  • [4] A high-throughput scalable BNN accelerator with fully pipelined architecture
    Han, Zhe
    Jiang, Jingfei
    Xu, Jinwei
    Zhang, Peng
    Zhao, Xiaoqiang
    Wen, Dong
    Dou, Yong
    [J]. CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2021, 3 (01) : 17 - 30
  • [5] A high-throughput scalable BNN accelerator with fully pipelined architecture
    Zhe Han
    Jingfei Jiang
    Jinwei Xu
    Peng Zhang
    Xiaoqiang Zhao
    Dong Wen
    Yong Dou
    [J]. CCF Transactions on High Performance Computing, 2021, 3 : 17 - 30
  • [6] Novel high-throughput EBCOT architecture for JPEG2000
    Aly, RE
    Wilson, B
    Bayoumi, MA
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 13 - 16
  • [7] High-throughput pipelined mergesort
    Fleming, Kermin
    King, Myron
    Ng, Man Cheuk
    Khan, Asif
    Vijayaraghavan, Muralidaran
    [J]. MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2008, : 155 - 158
  • [8] A high-throughput pipelined architecture for blind adaptive equalization with minimum latency
    Mizuno, M
    Ueda, K
    Okello, J
    Ochi, H
    [J]. THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 980 - 984
  • [9] A high-throughput pipelined architecture for blind adaptive equalizer with minimum latency
    Mizuno, M
    Ueda, K
    Okello, J
    Ochi, H
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 29 - 32
  • [10] Pipelined High-throughput NTT Architecture for Lattice-Based Cryptography
    Tan, Weihang
    Wang, Antian
    Lao, Yingjie
    Zhang, Xinmiao
    Parhi, Keshab K.
    [J]. PROCEEDINGS OF THE 2021 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2021,