A High-Throughput Pipelined Architecture for JPEG XR Encoding

被引:4
|
作者
Hattori, Koichi [1 ]
Tsutsui, Hiroshi [2 ]
Ochi, Hiroyuki [1 ]
Nakamura, Yukihiro [3 ]
机构
[1] Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Yoshida Hon Machi, Kyoto 6068501, Japan
[2] Osaka Univ, Grad Sch Informat Sci & Technol, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
[3] Ritsumeikan Univ, Res Organizat Sci & Engn, Shiga 5258577, Japan
关键词
D O I
10.1109/ESTMED.2009.5336818
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
JPEG XR is an emerging image coding standard, based on HD Photo developed by Microsoft. It supports high compression performance twice as high as the de facto image coding system, namely JPEG, and also has an advantage over JPEG 2000 in terms of computational cost. JPEG XR is expected to be widespread for many devices including embedded systems in the near future. In this paper, we propose a novel architecture for JPEG XR encoding. In previous architectures, entropy coding was the throughput bottleneck because it was implemented as a sequential algorithm to handle data with dependency. We found that there is no dependency in intra-macroblock data, and we could safely pipeline all the encoding processes including the entropy coding. The proposed fully-pipelined architecture achieves 100 M pixel/sec at 125 MHz which could not be achieved by previous works.
引用
收藏
页码:9 / +
页数:2
相关论文
共 50 条
  • [31] Efficient pipelined CABAC encoding architecture
    Zheng, Wei
    Li, Dong-Xiao
    Shi, Bing
    Le, Hoang-Son
    Zhang, Ming
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 681 - 686
  • [32] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
    Wang, Zeyu
    Ikeda, Makoto
    [J]. IEICE ELECTRONICS EXPRESS, 2024, 21 (06): : 1 - 6
  • [33] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
    Wang, Zeyu
    Ikeda, Makoto
    [J]. IEICE ELECTRONICS EXPRESS, 2024,
  • [34] High-Throughput Layered LDPC Decoding Architecture
    Cui, Zhiqiang
    Wang, Zhongfeng
    Liu, Youjian
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (04) : 582 - 587
  • [35] High-throughput CABAC codec architecture for HEVC
    Choi, Yongseok
    Choi, Jongbum
    [J]. ELECTRONICS LETTERS, 2013, 49 (18) : 1145 - 1146
  • [36] High-throughput VLSI architecture for FFT computation
    Cheng, Chao
    Parhi, Keshab K.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (10) : 863 - 867
  • [37] High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression
    Nakahara, Hiroki
    Que, Zhiqiang
    Luk, Wayne
    [J]. 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 1 - 9
  • [38] Stepwise surface encoding for high-throughput assembly of nanoclusters
    Maye M.M.
    Nykypanchuk D.
    Cuisinier M.
    Van Der Lelie D.
    Gang O.
    [J]. Nature Materials, 2009, 8 (5) : 388 - 391
  • [39] High Throughput Feed Forward Pipelined Parallel Architecture for FFT and IFFT
    Chandrabose, Kathir K.
    Paramasivam, C.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [40] Large-capacity high-throughput low-cost pipelined CAM using pipelined CTAM
    Ray, SK
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (05) : 575 - 587