High-throughput pipelined mergesort

被引：0

作者：

Fleming, Kermin ^{[1
]}

King, Myron ^{[1
]}

Ng, Man Cheuk ^{[1
]}

Khan, Asif ^{[1
]}

Vijayaraghavan, Muralidaran ^{[1
]}

机构：

[1] MIT CSAIL, Cambridge, MA USA

来源：

MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present an implementation of a high-throughput cryptosorter, capable of sorting an encrypted database of eight megabytes in.15 seconds; 1102 times faster than a software implementation.

引用

页码：155 / 158

页数：4

共 50 条

[1] A high-throughput pipelined CMA equalizer with minimum latency
Mizuno, W
Ueda, K
Okello, J
Ochi, H
[J]. 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 4184 - 4184
[2] A High-Throughput Pipelined Architecture for JPEG XR Encoding
Hattori, Koichi
Tsutsui, Hiroshi
Ochi, Hiroyuki
Nakamura, Yukihiro
[J]. 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 9 - +
[3] A high-throughput scalable BNN accelerator with fully pipelined architecture
Zhe Han
Jingfei Jiang
Jinwei Xu
Peng Zhang
Xiaoqiang Zhao
Dong Wen
Yong Dou
[J]. CCF Transactions on High Performance Computing, 2021, 3 : 17 - 30
[4] A High-Throughput Pipelined Parallel Architecture for JPEG XR Encoding
Tsutsui, Hiroshi
Hattori, Koichi
Ochi, Hiroyuki
Nakamura, Yukihiro
[J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2012, 11 (04)
[5] A high-throughput scalable BNN accelerator with fully pipelined architecture
Han, Zhe
Jiang, Jingfei
Xu, Jinwei
Zhang, Peng
Zhao, Xiaoqiang
Wen, Dong
Dou, Yong
[J]. CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2021, 3 (01) : 17 - 30
[6] A high-throughput pipelined architecture for blind adaptive equalization with minimum latency
Mizuno, M
Ueda, K
Okello, J
Ochi, H
[J]. THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 980 - 984
[7] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
Wang, Zeyu
Ikeda, Makoto
[J]. IEICE ELECTRONICS EXPRESS, 2024, 21 (06): : 1 - 6
[8] Pipelined High-throughput NTT Architecture for Lattice-Based Cryptography
Tan, Weihang
Wang, Antian
Lao, Yingjie
Zhang, Xinmiao
Parhi, Keshab K.
[J]. PROCEEDINGS OF THE 2021 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2021,
[9] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
Wang, Zeyu
Ikeda, Makoto
[J]. IEICE ELECTRONICS EXPRESS, 2024,
[10] A high-throughput pipelined architecture for blind adaptive equalizer with minimum latency
Mizuno, M
Ueda, K
Okello, J
Ochi, H
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 29 - 32

← 1 2 3 4 5 →