A 9-bit 80-MS/s CMOS pipelined folding A/D converter with an offset canceling technique

被引：6

作者：

Lee, Seung-Chul ^{[1
]}

Jeon, Young-Deuk ^{[1
]}

Kwon, Jong-Kee ^{[1
]}

机构：

[1] ETRI, IT Convergence & Components Lab, Taejon, South Korea

来源：

ETRI JOURNAL | 2007年 / 29卷 / 03期

关键词：

analog-to-digital converter (ADC); folding;

D O I：

10.4218/etrij.07.0206.0180

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 9-bit 80-MS/s CMOS pipelined folding analog-to-digital converter employing offset-canceled preamplifiers and a subranging scheme is proposed to extend the resolution of a folding architecture. A fully differential dc-decoupled structure achieves high, linearity in circuit design. The measured differential nonlinearity and integral nonlinearity of the prototype are +/- 0.6 LSB and +/- 1.6 LSB, respectively.

引用

页码：408 / 410

页数：3

共 50 条

[31] A 52.6 mW 10-bit, 100 MS/s Pipelined CMOS Analog-To-Digital Converter
Meganathan, D.
Moorthi, S.
Sukumaran, Amrith
Babu, M. M. Dinesh
Perinbam, J. Raja Paul
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (02) : 208 - 227
[32] A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC
Yin Rui
Liao Youchun
Zhang Wei
Tang Zhangwen
JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
[33] An 8-bit 200 MS/s CMOS folding/interpolating analog-to-digital converter
Heo, SC
Jang, YC
Park, SH
Park, HJ
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04): : 676 - 681
[34] A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC
尹睿
廖友春
张卫
唐长文
半导体学报, 2011, 32 (02) : 102 - 107
[35] Employing threshold inverter quantization (TIQ) technique in designing 9-Bit folding and interpolation CMOS analog-to-digital converters (ADC)
Aytar, Oktay
Tangel, Ali
SCIENTIFIC RESEARCH AND ESSAYS, 2011, 6 (02): : 351 - 362
[36] A 9-bit 1Gs/s CMOS folding ADC implementation using TIQ based flash ADC cores
Aytar, O.
Tangel, A.
Dundar, G.
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 159 - +
[37] A 8-bit 200 MS/s interpolating/Averaging CMOS A/D converter
Vandenbussche, J
Uyttenhove, K
Lauwers, E
Steyaert, M
Gielen, G
PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 445 - 448
[38] A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS
Lin, Ying-Zu
Liu, Chun-Cheng
Huang, Guan-Ying
Shyu, Ya-Ting
Liu, Yen-Ting
Chang, Soon-Jyh
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (03) : 570 - 581
[39] A 150 MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique
Fan, Xian Ping
Chan, Pak Kwong
Chee, Piew Yoong
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05) : 719 - 727
[40] 10-bit 20-Msample/s 49mW CMOS pipelined A/D converter
Tang, YJ
He, LN
Xie, N
Chen, X
Yin, K
Yan, XL
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1526 - 1529

← 1 2 3 4 5 →