Combinational divider in FPGA

被引：0

作者：

Kolouch, Jaromir ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic

来源：

2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年

关键词：

arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.

引用

页码：47 / 50

页数：4

共 50 条

[41] Hardware Divider
Tyanev, Dimitar
Petkova, Yulka
COMPUTER SYSTEMS AND TECHNOLOGIES (COMPSYSTECH'18), 2018, 1641 : 139 - 143
[42] A uniter or a divider?
Mongoven, B.
Mining Voice, 2001, 7 (03):
[43] Force divider
Meilinger, PS
FOREIGN POLICY, 2002, (128) : 76 - 77
[44] Frequency Divider
Milano, Federico
Ortega, Alvaro
2017 IEEE MANCHESTER POWERTECH, 2017,
[45] ELECTRONIC DIVIDER
HARIHARA.R
BHARATH, BS
MURALIMO.VR
SIVASANK.G
INDIAN JOURNAL OF TECHNOLOGY, 1974, 12 (09): : 417 - 417
[46] Power Divider
Chen, Yu Christine
Dhople, Sairaj V.
IEEE TRANSACTIONS ON POWER SYSTEMS, 2016, 31 (06) : 5135 - 5143
[47] FLUXON DIVIDER
SAKAI, S
AKOH, H
HAYAKAWA, H
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1985, 24 (09): : L749 - L751
[48] FPGA design of arithmetic optimised APT-VDF using reusable Vedic multiplier with simplified combinational logics for medical signal denoising
Manga, N. Alivelu
Kumar, G. Pradeep
Tallapragada, V. Satyanarayana
INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (01) : 64 - 85
[49] VOLTAGE DIVIDER
BANTHORPE, CH
WIRELESS WORLD, 1976, 82 (1492): : 41 - 41
[50] PRESSURE DIVIDER
COHEN, L
JOURNAL OF SCIENTIFIC INSTRUMENTS AND OF PHYSICS IN INDUSTRY, 1948, 25 (06): : 208 - 208

← 1 2 3 4 5 →