Combinational divider in FPGA

被引：0

作者：

Kolouch, Jaromir ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic

来源：

2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年

关键词：

arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.

引用

页码：47 / 50

页数：4

共 50 条

[31] Energy efficient logarithmic-based approximate divider for ASIC and FPGA-based Implementations
Arya, Neelam
Soni, Teena
Pattanaik, Manisha
Sharma, G. K.
MICROPROCESSORS AND MICROSYSTEMS, 2022, 90
[32] Iterative-Gradient Based Complex Divider FPGA Core with Dynamic Configurability of Accuracy and Throughput
Javier Lopez-Martinez, F.
del Castillo-Sanchez, Eduardo
Tomas Entrambasaguas, Jose
Martos-Naya, Eduardo
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 62 (03): : 319 - 324
[33] Energy efficient logarithmic-based approximate divider for ASIC and FPGA-based implementations
Arya, Neelam
Soni, Teena
Pattanaik, Manisha
Sharma, G.K.
Microprocessors and Microsystems, 2022, 90
[34] A Fast Simulator in FPGA for LUT-Based Combinational Logic Circuits of Arbitrary Topology for Evolutionary Algorithms
Cabrita, Daniel Mealha
Erig Lima, Carlos Raimundo
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (02)
[35] Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors
Matthews, Eric
Lu, Alec
Fang, Zhenman
Shannon, Lesley
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2022, 15 (03)
[36] An asynchronous IEEE-754-standard single-precision floating-point divider for FPGA
Hiromoto, Masayuki
Ochi, Hiroyuki
Nakamura, Yukihiro
IPSJ Transactions on System LSI Design Methodology, 2009, 2 : 103 - 113
[37] Automatic Synthesis of Combinational Circuits Set For the Purposes of FPGA Reconfiguration Within the Model of Partial Failures of Logic Elements
Gorodilov, Aleksey
PROCEEDINGS OF THE 2015 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2015 ELCONRUSNW), 2015, : 196 - 197
[38] ANALOG DIVIDER
ARBEL, A
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (01) : 621 - 624
[39] Frequency Divider
Milano, Federico
Ortega, Alvaro
IEEE TRANSACTIONS ON POWER SYSTEMS, 2017, 32 (02) : 1493 - 1501
[40] CONTROLLABLE DIVIDER
BOUTIN, N
ELECTRONIC ENGINEERING, 1983, 55 (673): : 26 - 26

← 1 2 3 4 5 →