Multiple-Valued Signaling for High-Speed Serial Links Using Tomlinson-Harashima Precoding

被引:10
|
作者
Yuminaka, Yasushi [1 ]
Iijima, Yosuke [2 ]
机构
[1] Gunma Univ, Grad Sch Sci & Technol, Div Elect & Informat, Kiryu, Gunma 3768515, Japan
[2] Oyama Coll, Natl Inst Technol, Dept Innovat Elect & Elect Engn, Oyama 3230806, Japan
关键词
High-speed interface; intersymbol interference (ISI); multiple-valued signaling; serial links; Tomlinson-Harashima precoding (THP);
D O I
10.1109/JETCAS.2016.2528738
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The data rate of VLSI interconnections has been increasing following the demand for the high-speed operation of semiconductors, such as in CPUs. At high-speed data rates, achieving accurate communication without bit errors is difficult because of intersymbol interference (ISI). This paper presents high-speed data communication techniques for VLSI systems using Tomlinson-Harashima precoding (THP). Because THP can eliminate ISI by limiting the average and peak power of the transmitter signal, it is suitable for implementing advanced low-voltage VLSI systems. In this study, a 4-PAM (Pulse amplitude modulation) signal with THP was employed to achieve high-speed data communication in VLSI systems. Simulation and measurement results show that THP can remove the ISI without increasing the peak and average power of a transmitter signal. Furthermore, we clarify that multiple-valued signaling using THP is effective in reducing implementation costs to realize high-speed serial links.
引用
收藏
页码:25 / 33
页数:9
相关论文
共 50 条
  • [41] ULTRA LOW-VOLTAGE AND HIGH-SPEED CMOS FULL ADDER USING FLOATING-GATES AND MULTIPLE-VALUED LOGIC
    Berg, Y.
    2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 259 - 262
  • [42] High-speed parallel multiplier with redundant-code algorithm using multiple-valued MOS current-mode circuits
    He, CM
    Sun, YH
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 574 - 577
  • [43] Analysis of PLL clock jitter in high-speed serial links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 879 - 886
  • [44] From IEEE 1355 high-speed serial links to SpaceWire
    Guasch, JR
    Parkes, S
    Christen, A
    DASIA 99: DATA SYSTEMS IN AEROSPACE, 1999, 447 : 117 - 122
  • [45] SiGeBiCMOS integrated circuits for high-speed serial communication links
    Friedman, DJ
    Meghelli, M
    Parker, BD
    Yang, J
    Ainspan, HA
    Rylyakov, AV
    Kwark, YH
    Ritter, MB
    Shan, L
    Zier, SJ
    Sorna, M
    Soyuer, M
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (2-3) : 259 - 282
  • [46] High-speed serial links benefit from advanced cabling
    Theorin, C
    EDN, 1995, 40 (22) : 128 - &
  • [47] High-Speed, Fixed-Latency Serial Links with FPGAs
    Aloisio, A.
    Cevenini, F.
    Giordano, R.
    Izzo, V.
    2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 1412 - +
  • [48] High-Speed Multiple-Valued Data Transmission Based on Time-domain Pre-Emphasis Techniques
    Yuminaka, Yasushi
    Henmi, Kenichi
    SILICON SCIENCE AND ADVANCED MICRO-DEVICE ENGINEERING I, 2011, 459 : 260 - 270
  • [49] Design of High-Speed Quaternary D Flip-Flop Based on Multiple-valued Current-mode
    Wu, Haixia
    Bai, Yilong
    Li, Xiaoran
    Wang, Yiming
    2020 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, AUTOMATION AND MECHANICAL ENGINEERING, 2020, 1626
  • [50] High-Speed Timing Verification Scheme Using Delay Tables for a Large-Scaled Multiple-Valued Current-Mode Circuit
    Nagai, Tasuku
    Onizawa, Naoya
    Hanyu, Takahiro
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 70 - 75