Design and Test of a Low-Power 90nm Xor/Xnor Gate for Cryptographic Applications

被引：0
|
作者：
Tena-Sanchez, Erica [1 ,2 ]
Castro, Javier [3 ]
Acosta, Antonio J. [1 ,2 ]
机构：
[1] Univ Seville, Seville, Spain
[2] Inst Microelect Sevilla, IMSE CNM CSIC, Seville, Spain
[3] Anafocus Co, Seville, Spain
来源：
2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS) | 2014年
关键词：
PRE-CHARGE LOGIC; DPA-RESISTANCE; PERFORMANCE;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
In this paper, the design of a XOR/XNOR gate for low-power cryptographic applications is presented. The proposed gate optimizes the SABL (Sense Amplifier Based Logic) gate, widely used in cryptocircuit implementations, by removing residual charge in the pull-down circuit and simplifying the pull-up. The resulting gate improves SABL in terms of area, power consumption, propagation delay and resilience against Differential Power Analysis (DPA) attacks. To demonstrate the gain in performances, both gates have been designed, physically implemented and experimentally characterized, in a 90nm TSMC technology. Experimental results show a reduction of 15% in area, 12% in power consumption, and 40% in delay in the proposed gate. To demonstrate the gain in security of the proposal, simulation-based DPA attacks have been performed on respective Kasumi Sbox9 implementations, being our proposal suitable for inmediate application in high-performance secure cryptographic applications.
引用
收藏
页数：8
相关论文
共 50 条
  • [1] Collaborative 90nm low-power
    [J]. European Semiconductor, 2006, 28 (02): : 23 - 26
  • [2] Low power and high performance dynamic CMOS XOR/XNOR gate design
    Wang, Jinhui
    Gong, Na
    Hou, Ligang
    Peng, Xiaohong
    Geng, Shuqin
    Wu, Wuchen
    [J]. MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2781 - 2784
  • [3] A 3-input XOR/XNOR for low-voltage low-power applications
    Yu, CC
    Wang, WP
    Liu, BD
    [J]. 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 505 - 508
  • [4] 90nm RF CMOS technology for low-power 900MHz applications
    Ramos, J
    Mercha, A
    Jeamsaksiri, W
    Linten, D
    Jenei, S
    Rooyackers, R
    Verbeeck, R
    Thijs, S
    Scholten, AJ
    Wambacq, P
    Debusschere, I
    Decoutere, S
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 329 - 332
  • [5] LOW POWER XOR GATE DESIGN AND ITS APPLICATIONS
    Ravali, K.
    Vijay, Nagapurkar Renuka
    Jaggavarapu, Srilakshmi
    Sakthivel, R.
    [J]. 2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [6] Design of Low-Power Bulk-Driven Balanced OTA in 90nm CMOS Technology
    Jusoh, Wan Mohammad Ehsan Aiman bin Wan
    Ruslan, Siti Hawa
    [J]. 2018 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2018,
  • [7] Novel PVT Resilient Low-Power Dynamic XOR/XNOR Design Using Variable Threshold MOS for IoT Applications
    Yadav, Arjun Singh
    Reniwal, Bhupendra Singh
    Beohar, Ankur
    [J]. IETE JOURNAL OF RESEARCH, 2024, 70 (05) : 5190 - 5200
  • [8] Low Power Dynamic Comparator design in 90nm technology
    Aneesh, K.
    Divya, P. S.
    Manoj, G.
    Vijila, M.
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
  • [9] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    [J]. 2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [10] Design of a Low Power Three-Stage Amplifier in 90nm
    Patel, Bharathesh N.
    Devi, Manju
    [J]. 2021 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER TECHNOLOGIES AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2021, : 125 - 130
12345