Design of Low-Power Bulk-Driven Balanced OTA in 90nm CMOS Technology

被引：0
|
作者：
Jusoh, Wan Mohammad Ehsan Aiman bin Wan [1 ]
Ruslan, Siti Hawa [1 ]
机构：
[1] Univ Tun Hussein Onn Malaysia, Fac Elect & Elect Engn, Batu Pahat, Malaysia
来源：
2018 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED) | 2018年
关键词：
Bulk-driven; CMOS technology; Low-power; Operational transconductance amplifier; Weak inversion;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper proposed a design of balanced/symmetrical operational transconductance amplifier (OTA) in 90nm that adopting bulk-driven technique. The proposed OTA have been designed and simulated carefully using Synopsys HSpice software and the results are analyzed thoroughly. By implementing bulk-driven technique into symmetrical OTA, it produced open loop DC gain of 29.6 dB, CMRR of 51.48 dB and consumed only 4.296 mu W from +/- 0.5 V supply voltage. This low-power characteristic made the designed OTA suitable to be implemented in bio-medical field where it can be used to amplify the bio-potential signals such as electrocardiogram (ECG) signals.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Low Power FPAA Design Based on OTA Using 90nm CMOS technology
    Mahmoud, Soliman
    Ali, Kareem
    Rabea, Mahmoud
    Amgad, Abdallah
    Adel, Ahmed
    Nasser, Ahmed
    Mohamed, Hussien
    Ismail, Yehea
    [J]. 2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
  • [2] Low-Power Bulk-Driven Rail-to-Rail Comparator in 130 nm CMOS Technology
    Nagy, Lukas
    Arbet, Daniel
    Kovac, Martin
    Stopjakova, Viera
    [J]. 2017 IEEE AFRICON, 2017, : 649 - 652
  • [3] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    [J]. 2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [4] Design of High Gain Bulk-Driven Miller OTA Using 180nm CMOS Technology
    Sushma, P. S.
    Gaonkar, Siddesh
    Gurumurthy, K. S.
    Fathima, Amra
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1774 - 1777
  • [5] On the design of low-voltage low-power bulk-driven CMOS Current Conveyors
    Khateb, Ahmad
    Biolek, Dalibor
    Novacek, Kamil
    [J]. 2006 29TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, 2006, : 168 - +
  • [6] 90nm RF CMOS technology for low-power 900MHz applications
    Ramos, J
    Mercha, A
    Jeamsaksiri, W
    Linten, D
    Jenei, S
    Rooyackers, R
    Verbeeck, R
    Thijs, S
    Scholten, AJ
    Wambacq, P
    Debusschere, I
    Decoutere, S
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 329 - 332
  • [7] A Low-Voltage, Low-Power Bulk-Driven Mixer using 0.18 μm CMOS Technology
    Sharma, Rahul
    Chaturvedi, Abhay
    Kumar, Manish
    [J]. 2015 IEEE UP SECTION CONFERENCE ON ELECTRICAL COMPUTER AND ELECTRONICS (UPCON), 2015,
  • [8] Analysis of Bulk-Driven Technique for Low-Voltage IC Design in 130 nm CMOS Technology
    Rakus, Matej
    Stopjakova, Viera
    Daniel, Arbet
    [J]. 2017 15TH IEEE INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA 2017), 2017, : 385 - 390
  • [9] A 51 to 65 GHz Low-Power Bulk-Driven Mixer Using 0.13 μm CMOS Technology
    Wang, Che-Yu
    Tsai, Jeng-Han
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (08) : 521 - 523
  • [10] Low Power Dynamic Comparator design in 90nm technology
    Aneesh, K.
    Divya, P. S.
    Manoj, G.
    Vijila, M.
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
12345