Research of chip placement and routing algorithms for Board-level Photoelectric Interconnection

被引：0
|
作者：
Liu, Jian [1 ]
Wu, Zhaohua [1 ]
机构：
[1] Guilin Univ Elect Technol, Sch Elect & Mech Engn, Guilin 541004, Peoples R China
来源：
MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY | 2014年 / 556-562卷
关键词：
Board-level photoelectric interconnection; placement and routing algorithms; Genetic algorithm; Intelligent discern point algorithm;
D O I：
10.4028/www.scientific.net/AMM.556-562.1577
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This document improved genetic algorithm and Intelligent discern points algorithmin chip placement and routing for Board-level photoelectric interconnection, by comparisonofthe algorithm results to verify the effectiveness and practicality of the improved algorithm. First introduced the features of chip placement and routing for Board-level Photoelectric Interconnection. Then describes the improved method of genetic algorithms and intelligent discern points algorithms. Finally, implement algorithm by C language on VC6.0++ platform, while the data import MATLAB to displays the optimal placement and routing results. The results show that the effectiveness of improved algorithm, which has a guiding significance for the chip placement and routing.
引用
收藏
页码：1577 / 1579
页数：3
相关论文
共 50 条
  • [1] Development Status and Trend of Board-Level Photoelectric Interconnection Technology
    Du Yaohui
    Hou Xia
    LASER & OPTOELECTRONICS PROGRESS, 2024, 61 (07)
  • [2] Towards a comparison between chip-level optical interconnection and board-level exterconnection
    Mule, AV
    Naeemi, A
    Glytsis, EN
    Gaylord, TK
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 92 - 94
  • [3] Board-level Transceiver and Routing technologies for chip-to-chip optical interconnect architectures
    Alexoudi, Theoni
    Moralis-Pegios, Miltiadis
    Pitris, Stelios
    Terzenidis, Nikos
    Mitsolidou, Charoula
    Pleros, Nikos
    2019 8TH ANNUAL IEEE PHOTONICS SOCIETY OPTICAL INTERCONNECTS CONFERENCE (OI), 2019,
  • [4] Recent advances in board-level optical interconnection
    Mikami, Osamu
    Proceedings - 2008 International Symposium on Microelectronics, IMAPS 2008, 2008, : 460 - 465
  • [5] Chip-to-chip board-level optical data buses
    Doany, F. E.
    Schow, C. L.
    Budd, R.
    Baks, C.
    Kuchta, D. M.
    Pepeljugoski, P.
    Kash, J. A.
    Libsch, F.
    Dangel, R.
    Horst, F.
    Offrein, B. J.
    2008 CONFERENCE ON OPTICAL FIBER COMMUNICATION/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-8, 2008, : 2068 - +
  • [6] Flexible Cu plasmonic waveguide for board-level optical interconnection
    Kim, Jin Tae
    Park, Suntak
    Kim, Min-su
    Park, Seung Koo
    Ju, Jung Jin
    NANOENGINEERING: FABRICATION, PROPERTIES, OPTICS, AND DEVICES VII, 2010, 7764
  • [7] Chip EOS Issue Analysis in Board-Level Application
    Wenke , Huang
    Fujun, Guo
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [8] Efficient coupler between chip-level and board-level optical waveguides
    Shu, Jie
    Qiu, Ciyuan
    Zhang, Xuezhi
    Xu, Qianfan
    OPTICS LETTERS, 2011, 36 (18) : 3614 - 3616
  • [9] Structure Improvement and Performance Analysis of a Coupling Component for Board-level Photoelectric Interconnectionj
    Yan, Jinbo
    Wu, Zhaohua
    Yan, Dejin
    ADVANCED RESEARCH ON MATERIAL SCIENCE, ENVIROMENT SCIENCE AND COMPUTER SCIENCE III, 2014, 886 : 361 - +
  • [10] On optimal board-level routing for FPGA-based logic emulation
    Mak, WK
    Wong, DF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 282 - 289
12345