Deep-submicrometre fully-depleted SOI MOSFET drain current model for digital/analogue circuit simulation

被引:4
|
作者
Hu, MC [1 ]
Jang, SL [1 ]
机构
[1] Natl Taiwan Inst Technol, Dept Elect Engn, Taipei 106, Taiwan
关键词
D O I
10.1080/002072198134779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple, complete, and analytical deep submicrometre SOI MOSFET model for accurate simulation of digital/analogue circuits is presented. The model was developed by using the drift-diffusion equation with a modified mobility formula to account for velocity overshoot, and was based on a quasi-two-dimensional Poisson's equation. It is a charge control model, expressed as a function of inversion charge per unit area. The drain current equation has been successfully applied to model both submicron and deep-submicrometre SOI nMOSFETs with various channel lengths and a good agreement between the modelled and experimental data has been obtained. The model contains the following advanced features: (a) precise description of the subthreshold, near threshold, and above-threshold regions of operation, and I-V and G-V characteristics in the saturation region; (b) single-piece drain current equation smoothly continuous from the linear region to the saturation region; (c) consideration of the source/drain resistance; (d) inclusion of important short channel effects such as velocity overshoot, drain induced barrier lowering and channel length modulation; (e) inclusion of the self-heating effect due to the low thermal conductivity of the buried oxide; and (f) inclusion of the impact-ionization of MOS devices and the parasitic BJT effect associated with drain breakdown. This model uses few fitting parameters and can be employed in a circuit simulator to improve the convergence of simulation and computational efficiency.
引用
收藏
页码:167 / 185
页数:19
相关论文
共 50 条
  • [1] Accurate analytical drain current model for a nanoscale fully-depleted SOI MOSFET
    Anvarifard, Mohammad K.
    Orouji, Ali A.
    [J]. SOLID-STATE ELECTRONICS, 2015, 103 : 154 - 161
  • [2] Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis
    Sadachika, N
    Uetsuji, Y
    Kitamaru, D
    Mattausch, HJ
    Miura-Mattausch, M
    Weiss, L
    Feldmann, U
    Baba, S
    [J]. SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 255 - 258
  • [3] An analytical fully-depleted SOI MOSFET model considering the effects of self-heating and source/drain resistance
    Hu, MC
    Jang, SL
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) : 797 - 801
  • [4] Systematic yield simulation methodology applied to fully-depleted SOI MOSFET process
    Miura, N
    Hayashi, H
    Fukuda, K
    Nishi, K
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1288 - 1294
  • [5] A physics-based short-channel SOI MOSFET model for fully-depleted single drain and LDD devices
    Chyau, CG
    Jang, SL
    Sheu, CJ
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (03) : 487 - 499
  • [6] Two-dimensional model for the subthreshold slope in deep-submicron Fully-Depleted SOI MOSFET's
    van Meer, H
    De Meyer, K
    [J]. SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 238 - 241
  • [7] Drain Breakdown Voltage Model of Fully-Depleted SOI Four-Gate MOSFETs
    Mohammadi, Hossein
    Abdullah, Huda
    Dee, Chang Fu
    [J]. 2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1248 - 1253
  • [8] New threshold voltage shift model due to radiation in fully-depleted SOI MOSFET
    Wan, Xin-Heng
    Zhang, Xing
    Tan, Jing-Rong
    Gao, Wen-Yu
    Huang, Ru
    Wang, Yang-Yuan
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (11): : 1519 - 1521
  • [9] Recombination current in fully-depleted SOI diodes: Compact model and lifetime extraction
    Ernst, T
    Vandooren, A
    Cristoloveanu, S
    Rudenko, TE
    Colinge, JP
    [J]. PERSPECTIVES, SCIENCE AND TECHNOLOGIES FOR NOVEL SILICON ON INSULATOR DEVICES, 2000, 73 : 213 - 216
  • [10] Non-quasi-static physics-based circuit model of fully-depleted double-gate SOI MOSFET
    Jankovic, N
    Pesic, T
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (07) : 1086 - 1089