Deep-submicrometre fully-depleted SOI MOSFET drain current model for digital/analogue circuit simulation

被引:4
|
作者
Hu, MC [1 ]
Jang, SL [1 ]
机构
[1] Natl Taiwan Inst Technol, Dept Elect Engn, Taipei 106, Taiwan
关键词
D O I
10.1080/002072198134779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple, complete, and analytical deep submicrometre SOI MOSFET model for accurate simulation of digital/analogue circuits is presented. The model was developed by using the drift-diffusion equation with a modified mobility formula to account for velocity overshoot, and was based on a quasi-two-dimensional Poisson's equation. It is a charge control model, expressed as a function of inversion charge per unit area. The drain current equation has been successfully applied to model both submicron and deep-submicrometre SOI nMOSFETs with various channel lengths and a good agreement between the modelled and experimental data has been obtained. The model contains the following advanced features: (a) precise description of the subthreshold, near threshold, and above-threshold regions of operation, and I-V and G-V characteristics in the saturation region; (b) single-piece drain current equation smoothly continuous from the linear region to the saturation region; (c) consideration of the source/drain resistance; (d) inclusion of important short channel effects such as velocity overshoot, drain induced barrier lowering and channel length modulation; (e) inclusion of the self-heating effect due to the low thermal conductivity of the buried oxide; and (f) inclusion of the impact-ionization of MOS devices and the parasitic BJT effect associated with drain breakdown. This model uses few fitting parameters and can be employed in a circuit simulator to improve the convergence of simulation and computational efficiency.
引用
收藏
页码:167 / 185
页数:19
相关论文
共 50 条
  • [21] Threshold voltage model of deep submicrometer double-gate fully-depleted SOI MOS devices
    Zhengfan, Zhang
    Jian, Fang
    Ruzhang, Li
    Zhengyuan, Zhang
    Zhaoji, Li
    [J]. IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 1450 - +
  • [22] A two-dimensional subthreshold current model for fully depleted strained-SOI MOSFET
    Qin Shan-Shan
    Zhang He-Ming
    Hu Hui-Yong
    Qu Jiang-Tao
    Wang Guan-Yu
    Xiao Qing
    Shu Yu
    [J]. ACTA PHYSICA SINICA, 2011, 60 (05)
  • [23] AN ANALYTICAL DRAIN CURRENT MODEL FOR SHORT-CHANNEL FULLY-DEPLETED ULTRATHIN SILICON-ON-INSULATOR NMOS DEVICES
    CHEN, YG
    KUO, JB
    YU, Z
    DUTTON, RW
    [J]. SOLID-STATE ELECTRONICS, 1995, 38 (12) : 2051 - 2057
  • [24] A NEW 2-DIMENSIONAL SHORT-CHANNEL MODEL FOR THE DRAIN CURRENT-VOLTAGE CHARACTERISTICS OF A FULLY DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET
    AGGARWAL, V
    GUPTA, RS
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (03) : 293 - 301
  • [25] Two-dimensional analytical subthreshold model and optimal scaling of fully-depleted SOI MOSFET down to 0.1 mu m channel length
    Pidin, S
    Koyanagi, M
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1497 - 1504
  • [26] A two dimensional analytical modeling of surface potential in triple metal gate (TMG) fully-depleted Recessed-Source/Drain (Re-S/D) SOI MOSFET
    Priya, Anjali
    Mishra, Ram Awadh
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 : 316 - 329
  • [27] New physical I-V model of deep-submicron FD SOI MOSFETs for analogue/digital circuit simulation
    Xi, Xuemei
    Wang, Hongmei
    Zhang, Xing
    Wang, Yangyuan
    [J]. International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 435 - 438
  • [28] A new physical I-V model of deep-submicron FD SOI MOSFETs for analogue digital circuit simulation
    Xi, XM
    Wang, HM
    Zhang, X
    Wang, YY
    [J]. 1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 435 - 438
  • [29] Simulation of partially and near fully depleted SOI MOSFET devices and circuits using SPICE compatible physical subcircuit model
    Imam, MA
    Osman, MA
    Osman, AA
    [J]. MICROELECTRONICS RELIABILITY, 2004, 44 (01) : 53 - 63
  • [30] High gate voltage drain current leveling off and its low-frequency noise in 65 nm fully-depleted strained and non-strained SOI nMOSFETs
    LukyanchikovA, N.
    Garbar, N.
    Kudina, V.
    Smolanka, A.
    Lokshin, M.
    Simoen, E.
    Claeys, C.
    [J]. SOLID-STATE ELECTRONICS, 2008, 52 (05) : 801 - 807