IC design of optimal four-bit Absolute value Detector based on CMOS process

被引:0
|
作者
Xia, Haihang [1 ]
Xiang, Nianyi [2 ]
Zhao, Mingzhe [3 ]
机构
[1] Hefei Univ Technol, HFUT, Sch Microelect, Hefei, Peoples R China
[2] South China Univ Technol, SCUT, Sch Automat Sci & Engn, Guangzhou, Peoples R China
[3] Xi An Jiao Tong Univ, XJTU, Sch Elect Engn, Xian, Peoples R China
关键词
absolute-value detector; mirror adder; gate sizing; minimum energy consumption;
D O I
10.1117/12.2627202
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Design and implement a high-performance absolute-value detector through the CMOS process, and realize the function of taking the absolute value of the input data and then comparing it, which can be applied in a variety of circuits, such as A/D conversion. The circuit structure is simple, which adopts the structure of the mirror adder and the multiplexer. This paper also looks for the critical path and uses logical effort theory to find the minimum delay. The next work is to adjust the gate size and determine the optimal size of the device and the optimal power supply voltage. Finally, this paper attempts to achieve the minimum energy consumption.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] Design and comparison of CMOS CCII based shapers for detector readout front ends
    Noulis, T.
    Deradonis, C.
    Siskos, S.
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 149 - +
  • [42] Design and post-process of an integrated CMOS-MEMS IR emitter with an embedded detector
    Gamero, Vanessa J.
    Amorim, Pedro H. A.
    Sierra, Julian H.
    Rehder, Gustavo P.
    Alayo, Marco I.
    2018 SBFOTON INTERNATIONAL OPTICS AND PHOTONICS CONFERENCE (SBFOTON IOPC), 2018,
  • [43] Value-Based Process Model Design
    Felicia Hotie
    Jaap Gordijn
    Business & Information Systems Engineering, 2019, 61 : 163 - 180
  • [44] Value-Based Process Model Design
    Hotie, Felicia
    Gordijn, Jaap
    BUSINESS & INFORMATION SYSTEMS ENGINEERING, 2019, 61 (02) : 163 - 180
  • [45] A New Pre-alignment Approach Based on Four-Quadrant-Photo-Detector for IC Mask
    Yun Liu De Xu Min Tan The Key Laboratory of Complex Systems and Intelligence Science
    International Journal of Automation & Computing, 2007, (02) : 208 - 216
  • [46] 10-bit SAR ADC Design in a Double-Poly 180 nm CMOS Process
    Dubovitskiy, Konstantin A.
    Liubavin, Kirill D.
    Ermakov, Igor, V
    Zubov, Igor A.
    Nuykin, Andrey, V
    PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 102 - 105
  • [47] A new pre-alignment approach based on Four-Quadrant-Photo-Detector for IC mask
    Liu Y.
    Xu D.
    Tan M.
    International Journal of Automation and Computing, 2007, 4 (02) : 208 - 216
  • [48] Absolute Value Encoder Communication Interface Design Based On SSI Protocol
    Chen, Zaiping
    Chen, Zhitong
    MACHINERY ELECTRONICS AND CONTROL ENGINEERING III, 2014, 441 : 932 - 935
  • [49] SEOA-based optimal design of analogue CMOS amplifier circuits
    Mallick, Soumen
    Kar, Rajib
    Ghoshal, Sakti Prasad
    Mandal, Durbadal
    INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2017, 9 (04) : 211 - 225
  • [50] GP based transistor sizing for optimal design of nanoscale CMOS inverter
    Pattanaik, M
    Banerjee, S
    Bahinipati, BK
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 524 - 527