IC design of optimal four-bit Absolute value Detector based on CMOS process

被引:0
|
作者
Xia, Haihang [1 ]
Xiang, Nianyi [2 ]
Zhao, Mingzhe [3 ]
机构
[1] Hefei Univ Technol, HFUT, Sch Microelect, Hefei, Peoples R China
[2] South China Univ Technol, SCUT, Sch Automat Sci & Engn, Guangzhou, Peoples R China
[3] Xi An Jiao Tong Univ, XJTU, Sch Elect Engn, Xian, Peoples R China
关键词
absolute-value detector; mirror adder; gate sizing; minimum energy consumption;
D O I
10.1117/12.2627202
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Design and implement a high-performance absolute-value detector through the CMOS process, and realize the function of taking the absolute value of the input data and then comparing it, which can be applied in a variety of circuits, such as A/D conversion. The circuit structure is simple, which adopts the structure of the mirror adder and the multiplexer. This paper also looks for the critical path and uses logical effort theory to find the minimum delay. The next work is to adjust the gate size and determine the optimal size of the device and the optimal power supply voltage. Finally, this paper attempts to achieve the minimum energy consumption.
引用
收藏
页数:14
相关论文
共 50 条
  • [31] A Design of Target Detector Based on Fractal Difference Value
    Lu, Zhizhong
    Pian, Gen
    Wei, Yanbo
    Huang, Yu
    2017 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), 2017, : 1087 - 1091
  • [32] DESIGN OF ARBITRARILY POLARIZED CMOS TERAHERTZ DETECTOR BASED ON PLASMONIC ANTENNA
    Wang, Ke
    Liao, Yiming
    Lan, Jiang
    Yan, Feng
    Ji, Xiaoli
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [33] Cell-Based High-Frequency IC Design in Scaled CMOS
    Yue, C. Patrick
    Shin, Dong Hun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1444 - 1447
  • [34] RF LDMOS design based on modified CMOS process
    Yu, Ting
    Zeng, Dajie
    Liu, Nan
    Chen, Xuejiao
    Yin, Zhizhen
    Zhang, Yaohui
    Yang, Fuhua
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 589 - 591
  • [35] A Fast 64-bit Hybrid Adder Design in 90nm CMOS Process
    Chang, Shao-Kai
    Wey, Chin-Long
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 414 - 417
  • [36] Optimal Design Flow of CMOS Doubler-based Rectifiers
    Sarkar, Soumik
    Saini, Gaurav
    Arrawatia, Mahima
    Baghini, Maryam Shojaei
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [37] A novel structure of thermopile infrared detector with high responsivity based on CMOS process
    Sun, Lei
    Wang, Weibing
    Fang, Xiaoyong
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE III, PTS 1 AND 2, 2013, 271-272 : 381 - +
  • [38] Design of unique four-bit/cell polycrystalline silicon-oxide-silicon nitride-oxide-silicon devices utilizing vertical channel of silicon pillar
    Mun, Kyung Sik
    Kim, Jae-Ho
    Kim, Tae Whan
    Kwack, Kae Dal
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (11): : 7237 - 7240
  • [39] Optimal design of 10-bit single-slope ADC for CMOS image sensor based on swarm intelligent optimization algorithm
    Ma, Yan-Hua
    Li, Ji-Tong
    Zhu, Ming
    Chang, Yu-Chun
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (08) : 787 - 802
  • [40] Design of unique Four-Bit/Cell polycrystalline silicon-oxide-silicon nitride-oxide-silicon devices utilizing vertical channel of silicon pillar
    Mun, Kyung Sik
    Kim, Jae-Ho
    Kim, Tae Whan
    Dal Kwack, Kae
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (11): : 7237 - 7240