IC design of optimal four-bit Absolute value Detector based on CMOS process

被引:0
|
作者
Xia, Haihang [1 ]
Xiang, Nianyi [2 ]
Zhao, Mingzhe [3 ]
机构
[1] Hefei Univ Technol, HFUT, Sch Microelect, Hefei, Peoples R China
[2] South China Univ Technol, SCUT, Sch Automat Sci & Engn, Guangzhou, Peoples R China
[3] Xi An Jiao Tong Univ, XJTU, Sch Elect Engn, Xian, Peoples R China
关键词
absolute-value detector; mirror adder; gate sizing; minimum energy consumption;
D O I
10.1117/12.2627202
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Design and implement a high-performance absolute-value detector through the CMOS process, and realize the function of taking the absolute value of the input data and then comparing it, which can be applied in a variety of circuits, such as A/D conversion. The circuit structure is simple, which adopts the structure of the mirror adder and the multiplexer. This paper also looks for the critical path and uses logical effort theory to find the minimum delay. The next work is to adjust the gate size and determine the optimal size of the device and the optimal power supply voltage. Finally, this paper attempts to achieve the minimum energy consumption.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] Achromatic CMOS-Integrated Four-Bit Orbital Angular Momentum Mode Detector at Three Wavelengths
    Li, Baoli
    Hu, Xiaonan
    Mu, Zhiwen
    Cheng, Ke
    Gu, Min
    Fang, Xinyuan
    NANO LETTERS, 2024, 24 (28) : 8679 - 8686
  • [3] Fiber Bragg grating based four-bit optical beamformer
    Durrant, S
    Granieri, S
    Siahmakoun, A
    Black, B
    OPTICAL TRANSMISSION SYSTEMS AND EQUIPMENT FOR WDM NETWORKING II, 2003, 5247 : 476 - 482
  • [4] Design and low speed testing of a four-bit RSFQ multiplier-accumulator
    Herr, QP
    Vukovic, N
    Mancini, CA
    Gaj, K
    Ke, Q
    Adler, V
    Friedman, EG
    Krasniewski, A
    Bocko, MF
    Feldman, MJ
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3168 - 3171
  • [5] SLQE: An Improved Link Quality Estimation based on Four-bit LQE
    Zhou, An
    Wang, Baowei
    Sun, Xingming
    You, Xingang
    Sun, Huiyu
    Li, Tao
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2015, 8 (01): : 149 - 160
  • [6] Design of a Miniaturized L-Band Four-Bit Digital Phase Shifter
    An Sensong
    Xia Zhenxing
    Xia Yulong
    Zhu Qi
    2015 IEEE 4TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2015, : 512 - 514
  • [7] Four-bit instantaneous frequency measurement systems based on frequency selective surfaces
    Pinheiro, Giordano J.
    de Oliveira, Manuelle R. T.
    Silva Filho, Hawson V. H.
    de Melo, Marcos T.
    Neto, Alfredo G.
    de Sousa, Thayuan R.
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2019, 61 (01) : 68 - 72
  • [8] Design of Four-bit Subtracter Using Excess-3 Code Rules Based on DNA Domain Coding
    Huang, Chun
    Guo, Yifei
    Zhang, Xinya
    Sun, Junwei
    Wang, Yingcong
    Li, Panlong
    Wang, Yanfeng
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2022, 44 (06) : 2110 - 2118
  • [9] An MCML four-bit ripple-carry adder design in 1 GHz range
    Khabiri, S
    Shams, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1634 - 1637
  • [10] SOT and STT Based Four-Bit Parallel MRAM Cell for High-Density Applications
    Dhull, Seema
    Nisar, Arshid
    Kaushik, Brajesh Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 653 - 661