An efficient hardware implementation of a novel unary Spiking Neural Network multiplier with variable dendritic delays

被引:25
|
作者
Diaz, Carlos [1 ]
Sanchez, Giovanny [1 ]
Duchen, Gonzalo [1 ]
Nakano, Mariko [1 ]
Perez, Hector [1 ,2 ]
机构
[1] Inst Politecn Nacl, Ave Santa Ana 1000, Mexico City 04430, DF, Mexico
[2] ESIME Culhuacan, Mexico City, DF, Mexico
关键词
FPGA; Unary multiplier; Dendritic delays; Neuromorphic;
D O I
10.1016/j.neucom.2015.12.086
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We propose a novel unary spiking circuit for a serial multiplier with variable dendritic delays. Serial multipliers commonly use the soma model for the arithmetic operation. The structure of the serial multiplier and the efficient implementation of the dendritic delays on customized neuromorphic hardware are the major contributions of this work. The design of the multiplier was inspired by the biological processes of dendrites, which use feedback connections and dendritic growth to synchronize the neural processing performed by the soma. The multiplier eliminates complex rules by adopting the soma model with dendritic connectivity configurations, increasing the processing speed compared with previously reported solutions based on Spiking Neural Networks. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:130 / 134
页数:5
相关论文
共 50 条
  • [41] Implementation of Spiking Neural Network with Wireless Communications
    Hiraoka, Ryuya
    Matsumoto, Kazuki
    Nguyen, Kien
    Torikai, Hiroyuki
    Sekiya, Hiroo
    NEURAL INFORMATION PROCESSING, ICONIP 2019, PT V, 2019, 1143 : 619 - 626
  • [42] FPGA Implementation of an Evolving Spiking Neural Network
    Zuppicich, Alan
    Soltic, Snjezana
    ADVANCES IN NEURO-INFORMATION PROCESSING, PT I, 2009, 5506 : 1129 - 1136
  • [43] A hardware implementation of a network of functional spiking neurons with hebbian learning
    Upegui, A
    Peña-Reyes, CA
    Sánchez, E
    BIOLOGICALLY INSPIRED APPROACHES TO ADVANCED INFORMATION TECHNOLOGY, 2004, 3141 : 233 - 243
  • [44] Area efficient architecture for large scale implementation of biologically plausible spiking neural networks on reconfigurable hardware
    Ghani, Arfan
    McGinnity, T. Martin
    Maguire, Liam P.
    Harkin, Jim
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 939 - +
  • [45] Hardware implementation of PCA neural network
    Nishizawa, K
    Hirai, Y
    ICONIP'98: THE FIFTH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING JOINTLY WITH JNNS'98: THE 1998 ANNUAL CONFERENCE OF THE JAPANESE NEURAL NETWORK SOCIETY - PROCEEDINGS, VOLS 1-3, 1998, : 85 - 88
  • [46] Framework for neural network hardware implementation
    Brassai, Sandor Tihamer
    Hammas, Attila
    Bustya, Balazs
    2022 23RD INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2022, : 387 - 391
  • [47] Small universal spiking neural P systems with dendritic/axonal delays and dendritic trunk/feedback
    Garcia, Luis
    Sanchez, Giovanny
    Vazquez, Eduardo
    Avalos, Gerardo
    Anides, Esteban
    Nakano, Mariko
    Sanchez, Gabriel
    Perez, Hector
    NEURAL NETWORKS, 2021, 138 : 126 - 139
  • [48] Layered tile architecture for efficient hardware spiking neural networks
    Wan, Lei
    Liu, Junxiu
    Harkin, Jim
    McDaid, Liam
    Luo, Yuling
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 53 : 21 - 32
  • [49] Hardware Efficient Weight-Binarized Spiking Neural Networks
    Tang, Chengcheng
    Han, Jie
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [50] BP-based supervised learning algorithm for multilayer photonic spiking neural network and hardware implementation
    Zhang, Yahui
    Xiang, Shuiying
    Han, Yanan
    Guo, Xingxing
    Zhang, Wu
    Tan, Qinggui
    Han, Genquan
    Hao, Yue
    OPTICS EXPRESS, 2023, 31 (10) : 16549 - 16559