Hardware implementation of PCA neural network

被引：0

作者：

Nishizawa, K ^{[1
]}

Hirai, Y ^{[1
]}

机构：

[1] Univ Tsukuba, Doctoral Program Engn, Tsukuba, Ibaraki 3058573, Japan

来源：

ICONIP'98: THE FIFTH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING JOINTLY WITH JNNS'98: THE 1998 ANNUAL CONFERENCE OF THE JAPANESE NEURAL NETWORK SOCIETY - PROCEEDINGS, VOLS 1-3 | 1998年

关键词：

PDM digital circuits; principal component analysis; Sanger's rule;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

We have designed and simulated PDM (Pulse Density Modulating) digital circuits which can perform Sanger's on-line PCA learning algorithm. The learning rule is expressed in a set of first-order differential equations and the circuits solve them in a fully parallel and continuous manner. The circuits were described in VHDL and several small learning problems were simulated by a VHDL System Simulator. The result showed that the circuits could find the correct set of eigenvectors corresponding to principal components. We will implement the circuits in FPGA's in the near future.

引用

页码：85 / 88

页数：4

共 50 条

[1] Framework for neural network hardware implementation
Brassai, Sandor Tihamer
Hammas, Attila
Bustya, Balazs
[J]. 2022 23RD INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2022, : 387 - 391
[2] Conversion of Artificial Neural Network to Spiking Neural Network for Hardware Implementation
Chen, Yi-Lun
Lu, Chih-Cheng
Juang, Kai-Cheung
Tang, Kea-Tiong
[J]. 2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
[3] Neural network implementation in hardware using FPGAs
Sahin, Suhap
Becerikli, Yasar
Yazici, Suleyman
[J]. NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1105 - 1112
[4] Hardware Aspects of Parallel Neural Network Implementation
Kouretas, I
Paliouras, V
[J]. 2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
[5] A Hardware Implementation of SOM Neural Network Algorithm
Yi, Qian
[J]. 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
[6] Hardware implementation of a PCA learning network by an asynchronous PDM digital circuit
Hirai, Y
Nishizawa, K
[J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL II, 2000, : 65 - 70
[7] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
Yang, Zhi-gang
Qian, Jun-lei
[J]. INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
[8] A hardware implementation of neural network for the recognition of printed numerals
Masmoudi, M
Samet, M
Taktak, F
Alimi, AM
[J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 113 - 116
[9] Discussion on the methodology of neural network hardware design and implementation
Wang, XG
Ma, ZC
[J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 113 - 116
[10] A Modularization Hardware Implementation Approach for Artificial Neural Network
Wang, Tong
Wang, Lianming
[J]. PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 670 - 675

← 1 2 3 4 5 →