An efficient hardware implementation of a novel unary Spiking Neural Network multiplier with variable dendritic delays

被引:25
|
作者
Diaz, Carlos [1 ]
Sanchez, Giovanny [1 ]
Duchen, Gonzalo [1 ]
Nakano, Mariko [1 ]
Perez, Hector [1 ,2 ]
机构
[1] Inst Politecn Nacl, Ave Santa Ana 1000, Mexico City 04430, DF, Mexico
[2] ESIME Culhuacan, Mexico City, DF, Mexico
关键词
FPGA; Unary multiplier; Dendritic delays; Neuromorphic;
D O I
10.1016/j.neucom.2015.12.086
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We propose a novel unary spiking circuit for a serial multiplier with variable dendritic delays. Serial multipliers commonly use the soma model for the arithmetic operation. The structure of the serial multiplier and the efficient implementation of the dendritic delays on customized neuromorphic hardware are the major contributions of this work. The design of the multiplier was inspired by the biological processes of dendrites, which use feedback connections and dendritic growth to synchronize the neural processing performed by the soma. The multiplier eliminates complex rules by adopting the soma model with dendritic connectivity configurations, increasing the processing speed compared with previously reported solutions based on Spiking Neural Networks. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:130 / 134
页数:5
相关论文
共 50 条
  • [1] A novel parallel multiplier using spiking neural P systems with dendritic delays
    Diaz, Carlos
    Frias, Thania
    Sanchez, Giovanny
    Perez, Hector
    Toscano, Karina
    Duchen, Gonzalo
    [J]. NEUROCOMPUTING, 2017, 239 : 113 - 121
  • [2] Conversion of Artificial Neural Network to Spiking Neural Network for Hardware Implementation
    Chen, Yi-Lun
    Lu, Chih-Cheng
    Juang, Kai-Cheung
    Tang, Kea-Tiong
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
  • [3] Weight Quantization in Spiking Neural Network for Hardware Implementation
    Sulaiman, Muhammad Bintang Gemintang
    Juang, Kai-Cheung
    Lu, Chih-Cheng
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [4] Hardware implementation of the simplified digital spiking neural network on FPGA
    Lee, Kyungpil
    Kim, Youngmin
    [J]. IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 405 - 414
  • [5] Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks
    Nallathambi, Abinand
    Sen, Sanchari
    Raghunathan, Anand
    Chandrachoodan, Nitin
    [J]. FRONTIERS IN NEUROSCIENCE, 2021, 15
  • [6] Efficient Hardware Implementation for Online Local Learning in Spiking Neural Networks
    Guo, Wenzhe
    Fouda, Mohammed E.
    Eltawil, Ahmed M.
    Salama, Khaled Nabil
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 387 - 390
  • [7] A Hybrid Spiking Recurrent Neural Network on Hardware for Efficient Emotion Recognition
    Zou, Chenglong
    Cui, Xiaoxin
    Kuang, Yisong
    Wang, Yuan
    Wang, Xinan
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 332 - 335
  • [8] Hardware-Efficient Design and Implementation of a Spiking Neural Model With Noisy Astrocyte
    Gholami, Morteza
    Karimi, Gholamreza
    Linares-Barranco, Bernabe
    [J]. IEEE ACCESS, 2023, 11 : 100180 - 100194
  • [9] A novel and efficient classifier using spiking neural network
    Ranjan, Joshua Arul Kumar
    Sigamani, Titus
    Barnabas, Janet
    [J]. JOURNAL OF SUPERCOMPUTING, 2020, 76 (09): : 6545 - 6560
  • [10] A novel and efficient classifier using spiking neural network
    Joshua Arul Kumar Ranjan
    Titus Sigamani
    Janet Barnabas
    [J]. The Journal of Supercomputing, 2020, 76 : 6545 - 6560