共 50 条
- [1] Design Techniques for Robust and Area-efficient Current Sources in Nanometer CMOS Technology 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 232 - 233
- [2] Design Techniques for Area-efficient Two-Stacked Current Sources in Nanometer CMOS Technology 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 292 - 293
- [3] An Area-Efficient CMOS Current-Mode Phase-Locked Loop IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 574 - +
- [4] Design of an area-efficient CMOS multiple-valued current comparator circuit IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (02): : 151 - 158
- [5] Design of a fully integrated 2 GHz CMOS frequency synthesizer ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 160 - 163
- [6] Design of a fully integrated 2 GHz CMOS frequency synthesizer Proc IEEE Int Symp Circuits Syst, (II-160 - II-163):
- [8] Design of an Efficient 900 GHz Antenna in Standard CMOS Technology for Imaging Arrays 2015 9TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2015,
- [9] AN AREA-EFFICIENT 5GHZ/10GHZ DUAL-MODE VCO WITH COUPLED HELICAL INDUCTORS IN 0.13-UM CMOS TECHNOLOGY 2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 512 - 515
- [10] A 1.0V GHz range 0.13μm CMOS frequency synthesizer PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 327 - 330