Power-driven routing-constrained scan chain design

被引:1
|
作者
Bonhomme, Y
Girard, P
Guiller, L
Landrault, C
Pravossoudovitch, S
机构
[1] Univ Montpellier 2, Lab Informat Robot & Microelect Montpellier, CNRS, UMR 5506, F-34392 Montpellier 05, France
[2] Synopsys Inc, Mountain View, CA 94043 USA
关键词
DfT; low power testing; scan testing; scan chain design;
D O I
10.1007/s10677-004-4252-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Scan-based architectures, though widely used in modern designs, are expensive in power consumption. In this paper, we present a new technique that allows to design power-optimized scan chains under a given routing constraint. The proposed technique is a three-phase process based on clustering and reordering of scan cells in the design. It allows to reduce average power consumption during scan testing. Owing to this technique, short scan connections in scan chains are guaranteed and congestion problems in the design are avoided.
引用
收藏
页码:647 / 660
页数:14
相关论文
共 50 条
  • [1] Power-Driven Routing-Constrained Scan Chain Design
    Y. Bonhomme
    P. Girard
    L. Guiller
    C. Landrault
    S. Pravossoudovitch
    [J]. Journal of Electronic Testing, 2004, 20 : 647 - 660
  • [2] Design of routing-constrained low power scan chains
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    Virazel, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 62 - 67
  • [3] Design of routing-constrained low power scan chains
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    Virazel, A
    [J]. DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 287 - 292
  • [4] Power-driven design partitioning
    Mukherjee, R
    Memik, SO
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 740 - 750
  • [5] On optimizing scan testing power and routing cost in scan chain design
    Hsu, Li-Chung
    Chen, Hung-Ming
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 451 - +
  • [6] Power-Driven Global Routing for Multisupply Voltage Domains
    Wu, Tai-Hsuan
    Davoodi, Azadeh
    Linderoth, Jeffrey T.
    [J]. VLSI DESIGN, 2013,
  • [7] Power-driven challenges in nanometer design
    Sylvester, D
    Kaul, H
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (06): : 12 - 21
  • [8] Power management for FPGAs: Power-driven design partitioning
    Mukherjee, R
    Memik, SO
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 326 - 327
  • [9] Low Power Scan Chain Design: A Solution for an Efficient Tradeoff Between Test Power and Scan Routing
    Girard, Patrick
    Bonhomme, Yannick
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (01) : 85 - 95
  • [10] Power-Driven Global Routing for Multi-Supply Voltage Domains
    Wu, Tai-Hsuan
    Davoodi, Azadeh
    Linderoth, Jeffrey T.
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 437 - 442