共 50 条
- [1] Design of routing-constrained low power scan chains [J]. DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 287 - 292
- [2] Power-driven routing-constrained scan chain design [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (06): : 647 - 660
- [3] Power-Driven Routing-Constrained Scan Chain Design [J]. Journal of Electronic Testing, 2004, 20 : 647 - 660
- [5] Wrapper scan chains design for rapid and low power testing of embedded cores [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (09): : 2126 - 2134
- [6] On optimizing scan testing power and routing cost in scan chain design [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 451 - +
- [7] Low power Boundary Scan design [J]. BEC 2002: Proceedings of the 8th Biennial Baltic Electronic Conference, 2002, : 265 - 268
- [8] Efficient scan chain design for power minimization during scan testing under routing constraint [J]. INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 488 - 493
- [9] A scan matrix design for low power scan-based test [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
- [10] An Improved Scan Design for Minimization of Test Power under Routing Constraint [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 629 - 632