Efficient on-chip communications for data-flow IPs

被引：2

作者：

Fraboulet, A ^{[1
]}

Risset, T ^{[1
]}

机构：

[1] Inst Natl Sci Appl, Citi, F-69621 Villeurbanne, France

来源：

15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2004年

关键词：

system on chip; SoC simulation; high level synthesis; interface generation;

D O I：

10.1109/ASAP.2004.1342479

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We explain a systematic way of interfacing data-flow hardware accelerators (IP) for their integration in a system on chip. We abstract the communication behaviour of the data flow IP so as to provide basis for an interface generator. We also explain which parameter this interface generator has to take into account. We validate our interface mechanism by a cycle accurate bit accurate simulation of a SoC integrating a data-flow IP.

引用

页码：293 / 303

页数：11

共 50 条

[11] Data-flow bending: On the effectiveness of data-flow integrity
Lu, Tingting
Wang, Junfeng
COMPUTERS & SECURITY, 2019, 84 : 365 - 375
[12] GENERATING EFFICIENT CODE FROM DATA-FLOW PROGRAMS
HALBWACHS, N
RAYMOND, P
RATEL, C
LECTURE NOTES IN COMPUTER SCIENCE, 1991, 528 : 207 - 218
[13] AN EFFICIENT GENERAL ITERATIVE ALGORITHM FOR DATA-FLOW ANALYSIS
HORWITZ, S
DEMERS, A
TEITELBAUM, T
ACTA INFORMATICA, 1987, 24 (06) : 679 - 694
[14] TOWARDS AN EFFICIENT HYBRID DATA-FLOW ARCHITECTURE MODEL
GAO, GR
HUM, HHJ
MONTI, JM
LECTURE NOTES IN COMPUTER SCIENCE, 1991, 505 : 355 - 371
[15] On-chip Data Security against Untrustworthy Software and Hardware IPs in Embedded Systems
Gundabolu, SreeCharan
Wang, Xiaofang
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 644 - 649
[16] Mechanized Verification of Efficient Iterative Data-flow Algorithm
Jiang N.
Wang L.-M.
Zhang X.-T.
He Y.-X.
Ruan Jian Xue Bao/Journal of Software, 2022, 33 (06): : 2115 - 2126
[17] SCHEDULING SYNCHRONOUS DATA-FLOW GRAPHS FOR EFFICIENT LOOPING
BHATTACHARYYA, SS
LEE, EA
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (03): : 271 - 288
[18] Delay and energy efficient data transmission for on-chip buses
Mutyam, Madhu
Eze, Melvin
Vijaykrishnan, N.
Xie, Yuan
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 355 - +
[19] Efficient Data Streaming with On-chip Accelerators: Opportunities and Challenges
Hou, Rui
Zhang, Lixin
Huang, Michael C.
Wang, Kun
Franke, Hubertus
Ge, Yi
Chang, Xiaotao
2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 312 - 320
[20] Efficient Interprocedural Data-Flow Analysis Using Treedepth and Treewidth
Goharshady, Amir Kafshdar
Zaher, Ahmed Khaled
VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, VMCAI 2023, 2023, 13881 : 177 - 202

← 1 2 3 4 5 →