Efficient on-chip communications for data-flow IPs

被引：2

作者：

Fraboulet, A ^{[1
]}

Risset, T ^{[1
]}

机构：

[1] Inst Natl Sci Appl, Citi, F-69621 Villeurbanne, France

来源：

15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2004年

关键词：

system on chip; SoC simulation; high level synthesis; interface generation;

D O I：

10.1109/ASAP.2004.1342479

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We explain a systematic way of interfacing data-flow hardware accelerators (IP) for their integration in a system on chip. We abstract the communication behaviour of the data flow IP so as to provide basis for an interface generator. We also explain which parameter this interface generator has to take into account. We validate our interface mechanism by a cycle accurate bit accurate simulation of a SoC integrating a data-flow IP.

引用

页码：293 / 303

页数：11

共 50 条

[1] AN ON-CHIP SMART MEMORY FOR A DATA-FLOW CPU
UVIEGHARA, GA
NAKAGOME, Y
JEONG, DK
HODGES, DA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 84 - 94
[2] A Flexible Network on-Chip Router for Data-Flow Monitoring
Meghabber, Mohammed Amine
Aroui, Abdelkader
Loukil, Lakhdar
Benyamina, Abou El Hassan
Benhaoua, Kamel
Djeradi, Toufik
2017 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING - BOUMERDES (ICEE-B), 2017,
[3] An efficient clocking scheme for on-chip communications
Bojnordi, Mahdi Nazm
Madani, Nariman Moezzi
Semsarzade, Mehdi
Afzali-Kusha, An
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 119 - +
[4] DATA-FLOW GRAPH OPTIMIZATION FOR DATA-FLOW ARCHITECTURES - A DATA-FLOW OPTIMIZING COMPILER
KYO, S
OKAZAKI, S
MIZOGUCHI, M
NEC RESEARCH & DEVELOPMENT, 1994, 35 (01): : 96 - 107
[5] EFFICIENT DATA-FLOW ANALYSIS OF LOGIC PROGRAMS
DEBRAY, SK
JOURNAL OF THE ACM, 1992, 39 (04) : 949 - 984
[6] AN EFFICIENT HYBRID DATA-FLOW ARCHITECTURE MODEL
GAO, GR
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1993, 19 (04) : 293 - 307
[7] Interconnects for Communications On-chip
Chang, M. -C. Frank
Socher, Eran
Tam, Sai-Wang
Cong, Jason
Reinman, Glenn
ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 78 - +
[8] AN EFFICIENT CMOS ON-CHIP LADDER REFLECTOR ANTENNA FOR INTER-CHIP COMMUNICATIONS
Jiang, Bo-Tao
Mao, Jun-Fa
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (01) : 59 - 63
[9] Energy Efficient On-Chip Communications Implementation Based on Power Slacks
XiaoYu Xia
WenMing Pan
JiaChong Kan
JournalofElectronicScienceandTechnology, 2014, 12 (04) : 354 - 360
[10] Energy Efficient On-Chip Communications Implementation Based on Power Slacks
Xiao-Yu Xia
Wen-Ming Pan
Jia-Chong Kan
Journal of Electronic Science and Technology, 2014, (04) : 354 - 360

← 1 2 3 4 5 →