Digital control of the parallel interleaved solar array regulator using the digital signal processor

被引：0

作者：

Bae, H. S. ^{[1
]}

Park, S. H. ^{[1
]}

Lee, J. H. ^{[1
]}

Cho, B. H. ^{[1
]}

Jang, S. S. ^{[2
]}

机构：

[1] Seoul Natl Univ, Dept Elect Engn, San 56-1, Seoul 151742, South Korea

[2] Korea Aerospace Res Inst, Satellite Elect Dept, Satellite Technol Div, Daejeon 305333, South Korea

来源：

2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7 | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a digital control approach for the parallel interleaved solar array regulator (SAR) is proposed. The proposed control scheme achieves stable operation in the entire region of the solar array (SA). Additionally, by making the effective load characteristic of the SAR seen by the SA as a resistive load sink, the current sharing among the converter modules is possible. Also, this method can be applied to conventional parallel buck and boost converters. The small signal analysis with the digital sampling effect is performed. A SAR system that consists of two 100W parallel module buck converters with a TMS320F2812 DSP has been experimented using a real 200W solar array to validate the proposed digital control scheme.

引用

页码：1999 / +

页数：2

共 50 条

[41] Digital control of an electromagnetic suspension system using the TMS-32020 signal processor
Sinha, P.K., 1600, (27):
[42] A NEW ION DETECTOR ARRAY AND DIGITAL-SIGNAL-PROCESSOR-BASED INTERFACE
LANGSTAFF, DP
LAWTON, MW
MCGINNITY, TM
FORBES, DM
BIRKINSHAW, K
MEASUREMENT SCIENCE AND TECHNOLOGY, 1994, 5 (04) : 389 - 393
[43] A novel dynamically programmable arithmetic array (DPAA) processor for digital signal processing
Tan, BK
Yoshimura, R
Matsuoka, T
Taniguchi, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03) : 741 - 747
[44] A sub-word parallel digital signal processor for wireless communication systems
Huang, YH
Chiueh, TD
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 287 - 290
[45] A DIGITAL SIGNAL PROCESSOR FOR MODEM APPLICATION
DOI, K
SASAKI, Y
KUSANO, T
ISHIZUKA, H
IKEDA, Y
NEC RESEARCH & DEVELOPMENT, 1989, (92): : 33 - 38
[46] A DIGITAL SONAR-SIGNAL PROCESSOR
TRIVEDI, M
GREEN, RC
JOURNAL OF THE INSTITUTION OF ELECTRONIC AND RADIO ENGINEERS, 1988, 58 (05): : 232 - 234
[47] DIGITAL SIGNAL PROCESSOR TECHNOLOGY.
Agule, George J.
Electronic Progress, 1987, 28 (01): : 16 - 23
[48] Dressing monitoring with a digital signal processor
Luzia, R. F.
de Aguiar, P. R.
Bianchi, E. C.
Spadotto, M. M.
TRIBOLOGY AND DESIGN, 2010, : 155 - +
[49] Virtual digital signal processor for video
不详
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1995, 25 (04): : 348 - 349
[50] A Survey on Design of Digital Signal Processor
Savadi, Anuradha
Yanamshetti, Raju
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2483 - 2486

← 1 2 3 4 5 →