Digital control of the parallel interleaved solar array regulator using the digital signal processor

被引：0

作者：

Bae, H. S. ^{[1
]}

Park, S. H. ^{[1
]}

Lee, J. H. ^{[1
]}

Cho, B. H. ^{[1
]}

Jang, S. S. ^{[2
]}

机构：

[1] Seoul Natl Univ, Dept Elect Engn, San 56-1, Seoul 151742, South Korea

[2] Korea Aerospace Res Inst, Satellite Elect Dept, Satellite Technol Div, Daejeon 305333, South Korea

来源：

2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7 | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a digital control approach for the parallel interleaved solar array regulator (SAR) is proposed. The proposed control scheme achieves stable operation in the entire region of the solar array (SA). Additionally, by making the effective load characteristic of the SAR seen by the SA as a resistive load sink, the current sharing among the converter modules is possible. Also, this method can be applied to conventional parallel buck and boost converters. The small signal analysis with the digital sampling effect is performed. A SAR system that consists of two 100W parallel module buck converters with a TMS320F2812 DSP has been experimented using a real 200W solar array to validate the proposed digital control scheme.

引用

页码：1999 / +

页数：2

共 50 条

[31] Simulation of digital scan conversion for ultrasound systems using a digital signal processor
Bera, Deep
Agarwal, Leeladhar
Banerjee, Swapna
ULTRASOUND, 2011, 19 (03) : 140 - 150
[32] REAL-TIME PROGRAMMABLE PARALLEL DIGITAL SIGNAL PROCESSOR ARCHITECTURE
BARR, PC
BRESSEL, JG
HARRIS, JD
VALAS, CJ
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 558 - 562
[33] USING A DIGITAL SIGNAL PROCESSOR AS A DATA STREAM CONTROLLER IN DIGITAL SUBTRACTION ANGIOGRAPHY
MENG, JD
KATZ, JE
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1993, 40 (02) : 175 - 178
[34] Code-generator of Parallel Assembly Code for Digital Signal Processor
Bukharenko, Nikita
Syschikov, Alexey
PROCEEDINGS OF THE 11TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2012, : 27 - 34
[35] DESIGN ISSUES AND AN ARCHITECTURE FOR THE MONOLITHIC IMPLEMENTATION OF A PARALLEL DIGITAL SIGNAL PROCESSOR
FELLMAN, RD
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 839 - 852
[36] An optical tomography system using a digital signal processor
Rahim, Ruzairi Abdul
Thiam, Chiam Kok
Rahiman, Mohd Hafiz Fazalul
SENSORS, 2008, 8 (04) : 2082 - 2103
[37] An adaptive predistortion linearizer using a digital signal processor
Min, YY
Lee, S
Lee, S
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2001, 30 (04) : 283 - 286
[38] DIGITAL FILTERING USING THE INTEL 2920 SIGNAL PROCESSOR
TERRELL, TJ
SIMPSON, RJ
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1981, 18 (03) : 211 - 224
[39] DESIGN OF A DIGITAL SIGNAL PROCESSOR BASED DIGITAL CONTROLLER
KAYE, ME
SMITH, T
PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 353 - 358
[40] DIGITAL SIGNAL PROCESSOR ADDS CONTROL BUS TO SPEED CALCULATIONS
PANASUK, C
ELECTRONIC DESIGN, 1984, 32 (03) : 68 - 68

← 1 2 3 4 5 →