Horizontal Vertical and SuperQueen Parity (HVSQ) Method for Soft Error Tolerance

被引:0
|
作者
Raju, S. M. Taslim Uddin [1 ]
Rahman, Md Shamimur [1 ]
机构
[1] Khulna Univ Engn & Technol, Dept Comp Sci & Engn, Khulna 9203, Bangladesh
关键词
Fault Tolerance; Horizontal Parity; Vertical Parity; SuperQueen Parity; Mirror of SuperQueen Parity; Less Overhead; Higher Performance;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Erroneous data can cause a system to be failed. Though there are several methods for detection and correction, with the increasing amount of errors, it becomes difficult, for both detection, and correction of these erroneous codes. For solving these issues, this paper represents an effective method for solving multiple errors by using Horizontal-Vertical-SuperQueen (HVSQ) parity bits in code. It works with 121 data bits and 44 parity bits. And this method has a higher correction rate with less code overhead and higher code-rate. For these 121 bits of data, we need only 44 redundant bits which, indicate 36.36% of bit overhead and can solve up to 3 bit of errors. It also shows better accuracy in the increased number of errors in data bits.
引用
收藏
页码:1734 / 1737
页数:4
相关论文
共 50 条
  • [21] Enhancing Random Access Scan for Soft Error Tolerance
    Wang, Fan
    Agrawal, Vishwani D.
    2010 42ND SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY (SSST), 2010,
  • [22] Design of Soft Error Tolerance Technique for FPGA Based Soft core Processors
    Safarulla, Ishan M.
    Manilal, Karthika
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 1036 - 1040
  • [23] A Vertical and Horizontal Method for Constructing Phylogenetic Tree
    Liao, Bo
    Liao, Lijiao
    Yue, Guangxue
    Wu, Ronghui
    Zhu, Wen
    MATCH-COMMUNICATIONS IN MATHEMATICAL AND IN COMPUTER CHEMISTRY, 2010, 63 (03) : 691 - 700
  • [24] Autonomous Soft-Error Tolerance of FPGA Configuration Bits
    Das, Anup
    Venkataraman, Shyamsundar
    Kumar, Akash
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [25] Improving soft-error tolerance of FPGA configuration bits
    Srinivasan, S
    Gayasen, A
    Vijaykrishnan, N
    Kandemir, M
    Xie, Y
    Irwin, MJ
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 107 - 110
  • [26] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [27] Method for the simultaneous determination of vertical and horizontal mobilities in superlattices
    Swartz, C. H.
    Myers, T. H.
    PHYSICAL REVIEW B, 2014, 89 (07):
  • [28] Horizontal and Vertical Rule Bases Method in Fuzzy Controllers
    Aminifar, Sadegh
    bin Marzuki, Arjuna
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2013, 2013
  • [29] Recovery method of vertical and horizontal cutting fragmented files
    Liu, Jun-Wei
    Han, Bang-He
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2014, 48 (06): : 1010 - 1015
  • [30] A simple method for fabricating horizontal and vertical microwire arrays
    Tsai, ML
    Yen, CT
    JOURNAL OF NEUROSCIENCE METHODS, 2003, 131 (1-2) : 107 - 110