Horizontal Vertical and SuperQueen Parity (HVSQ) Method for Soft Error Tolerance

被引:0
|
作者
Raju, S. M. Taslim Uddin [1 ]
Rahman, Md Shamimur [1 ]
机构
[1] Khulna Univ Engn & Technol, Dept Comp Sci & Engn, Khulna 9203, Bangladesh
关键词
Fault Tolerance; Horizontal Parity; Vertical Parity; SuperQueen Parity; Mirror of SuperQueen Parity; Less Overhead; Higher Performance;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Erroneous data can cause a system to be failed. Though there are several methods for detection and correction, with the increasing amount of errors, it becomes difficult, for both detection, and correction of these erroneous codes. For solving these issues, this paper represents an effective method for solving multiple errors by using Horizontal-Vertical-SuperQueen (HVSQ) parity bits in code. It works with 121 data bits and 44 parity bits. And this method has a higher correction rate with less code overhead and higher code-rate. For these 121 bits of data, we need only 44 redundant bits which, indicate 36.36% of bit overhead and can solve up to 3 bit of errors. It also shows better accuracy in the increased number of errors in data bits.
引用
收藏
页码:1734 / 1737
页数:4
相关论文
共 50 条
  • [1] Soft error tolerance using HVDQ (Horizontal-Vertical-Diagonal-Queen parity method)
    Ahammed, Sakib
    Sadi, Muhammad Sheikh
    Rahman, Md. Shamimur
    Juerjens, Jan
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2017, 32 (01): : 35 - 47
  • [3] Soft Error Tolerance using Horizontal-Vertical- Double-Bit Diagonal Parity Method
    Rahman, Md Shamimur
    Sadi, Muhammad Sheikh
    Ahammed, Sakib
    Jurjens, Jan
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [4] Soft Error Tolerance Using Horizontal-Vertical-Diagonal-Blocks
    Rahman, Md. Shamimur
    Ahammed, Sakib
    Sadi, Muhammad Sheikh
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 61 - 66
  • [5] Horizontal-Vertical Parity and Diagonal Hamming Based Soft Error Detection and Correction for Memories
    Raha, Paromita
    Vinodhini, M.
    Murty, N. S.
    2017 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2017,
  • [6] Tolerating Soft Errors with Horizontal-Vertical-Diagonal-N-Queen (HVDNQ) Parity
    Muhammad Sheikh Sadi
    Sumaiya Sumaiya
    Mouly Dewan
    Atikur Rahman
    Journal of Electronic Testing, 2021, 37 : 243 - 254
  • [7] Tolerating Soft Errors with Horizontal-Vertical-Diagonal-N-Queen (HVDNQ) Parity
    Sadi, Muhammad Sheikh
    Sumaiya, Sumaiya
    Dewan, Mouly
    Rahman, Atikur
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 243 - 254
  • [8] A Soft Error Tolerance Estimation Method for Sequential Circuits
    Yoshimura, Masayoshi
    Akamine, Yusuke
    Matsunaga, Yusuke
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
  • [9] Error Detection & Correction using Horizontal-Vertical-Diagonal-Shift Method
    Sadi, Muhammad Sheikh
    Rahman, Muhammed Saifur
    Sikdar, K. M. Imrul Kayes
    2014 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT 2014), 2014,
  • [10] Multi-bit error detection and correction technique using HVDK (Horizontal-Vertical-Diagonal-Knight) parity
    Aziz, Abdul
    Golap, Md. Asaf-uddowla
    Porosh, Md. Rahat Ebne Alamgir
    Tousif, Md. Tasnimul Khair
    Sadi, Muhammad Sheikh
    INTEGRATION-THE VLSI JOURNAL, 2025, 100