共 50 条
- [1] Soft error tolerance using HVDQ (Horizontal-Vertical-Diagonal-Queen parity method) COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2017, 32 (01): : 35 - 47
- [2] Soft error tolerance using HVDQ (Horizontal-Vertical-Diagonal-Queen parity method) 2017, CRL Publishing (32):
- [3] Soft Error Tolerance using Horizontal-Vertical- Double-Bit Diagonal Parity Method 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
- [4] Soft Error Tolerance Using Horizontal-Vertical-Diagonal-Blocks 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 61 - 66
- [5] Horizontal-Vertical Parity and Diagonal Hamming Based Soft Error Detection and Correction for Memories 2017 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2017,
- [6] Tolerating Soft Errors with Horizontal-Vertical-Diagonal-N-Queen (HVDNQ) Parity Journal of Electronic Testing, 2021, 37 : 243 - 254
- [7] Tolerating Soft Errors with Horizontal-Vertical-Diagonal-N-Queen (HVDNQ) Parity JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 243 - 254
- [8] A Soft Error Tolerance Estimation Method for Sequential Circuits 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
- [9] Error Detection & Correction using Horizontal-Vertical-Diagonal-Shift Method 2014 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT 2014), 2014,