Horizontal-Vertical Parity and Diagonal Hamming Based Soft Error Detection and Correction for Memories

被引:0
|
作者
Raha, Paromita [1 ]
Vinodhini, M. [1 ]
Murty, N. S. [1 ]
机构
[1] Amrita Univ, Amrita Vishwa Vidyapeetham, Amrita Sch Engn, Dept Elect & Commun Engn, Bengaluru, India
关键词
soft errors; reliability; memories; diagonal; parity; error detection; error correction;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
External radiations create soft errors which are turning into an undeniable critical issue. Customarily, Single Error Correction (SEC) code which can detect and correct 1-bit error per memory word is used to rectify soft errors. As errors turn out to be more common, the SEC methodology becomes inefficient. In this paper, Horizontal-Vertical Parity and Diagonal Hamming (HVPDH) method is proposed for detection of up to 8-bit errors and correction of 1-bit error, all combinations of 2-bit errors and most combinations of 3, 4 and 5-bit errors for memories. The aim here is to incorporate an encoder and decoder which will be effective in detecting and correcting errors. The encoder and decoder use three parity sets, namely horizontal, vertical and grouped diagonal Hamming parities. As per the analysis, higher code rate is achieved by using HVPDH method in memories when compared to the existing methods.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Soft error tolerance using HVDQ (Horizontal-Vertical-Diagonal-Queen parity method)
    Ahammed, Sakib
    Sadi, Muhammad Sheikh
    Rahman, Md. Shamimur
    Juerjens, Jan
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2017, 32 (01): : 35 - 47
  • [3] Multi-bit error detection and correction technique using HVDK (Horizontal-Vertical-Diagonal-Knight) parity
    Aziz, Abdul
    Golap, Md. Asaf-uddowla
    Porosh, Md. Rahat Ebne Alamgir
    Tousif, Md. Tasnimul Khair
    Sadi, Muhammad Sheikh
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [4] Error Detection & Correction using Horizontal-Vertical-Diagonal-Shift Method
    Sadi, Muhammad Sheikh
    Rahman, Muhammed Saifur
    Sikdar, K. M. Imrul Kayes
    2014 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT 2014), 2014,
  • [5] Soft Error Tolerance using Horizontal-Vertical- Double-Bit Diagonal Parity Method
    Rahman, Md Shamimur
    Sadi, Muhammad Sheikh
    Ahammed, Sakib
    Jurjens, Jan
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [6] CORRECTION OF HORIZONTAL-VERTICAL COUPLING IN THE SSC
    PETERSON, J
    SCANDALE, W
    SCHACHINGER, L
    PROCEEDINGS OF THE 1989 IEEE PARTICLE ACCELERATOR CONFERENCE, VOLS 1-3: ACCELERATOR SCIENCE AND TECHNOLOGY, 1989, : 1346 - 1348
  • [7] Horizontal-vertical coupling correction at Aladdin
    Bosch, RA
    Trzeciak, WS
    PROCEEDINGS OF THE 1995 PARTICLE ACCELERATOR CONFERENCE, VOLS 1-5, 1996, : 306 - 308
  • [8] Error Detection and Correction in Semiconductor Memories using 3D Parity Check Code with Hamming Code
    Tambatkar, Shivani .
    Menon, Siddharth Narayana
    Sudarshan, V
    Vinodhini, M.
    Murty, N. S.
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 974 - 978
  • [9] Soft Error Tolerance Using Horizontal-Vertical-Diagonal-Blocks
    Rahman, Md. Shamimur
    Ahammed, Sakib
    Sadi, Muhammad Sheikh
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 61 - 66
  • [10] Horizontal Vertical and SuperQueen Parity (HVSQ) Method for Soft Error Tolerance
    Raju, S. M. Taslim Uddin
    Rahman, Md Shamimur
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 1734 - 1737