Gate-Level Information Flow Tracking for Security Lattices

被引:25
|
作者
Hu, Wei [1 ]
Mu, Dejun [1 ]
Oberg, Jason [2 ]
Mao, Baolei [3 ]
Tiwari, Mohit [4 ]
Sherwood, Timothy [5 ]
Kastner, Ryan [6 ]
机构
[1] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[4] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[5] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
[6] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
Security; Design; Verification; High-assurance system; hardware security; gate-level information flow tracking; multilevel security; security lattice; formal method;
D O I
10.1145/2676548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-assurance systems found in safety-critical infrastructures are facing steadily increasing cyber threats. These critical systems require rigorous guarantees in information flow security to prevent confidential information from leaking to an unclassified domain and the root of trust from being violated by an untrusted party. To enforce bit-tight information flow control, gate-level information flow tracking (GLIFT) has recently been proposed to precisely measure and manage all digital information flows in the underlying hardware, including implicit flows through hardware-specific timing channels. However, existing work in this realm either restricts to two-level security labels or essentially targets two-input primitive gates and several simple multilevel security lattices. This article provides a general way to expand the GLIFT method for multilevel security. Specifically, it formalizes tracking logic for an arbitrary Boolean gate under finite security lattices, presents a precise tracking logic generation method for eliminating false positives in GLIFT logic created in a constructive manner, and illustrates application scenarios of GLIFT for enforcing multilevel information flow security. Experimental results show various trade-offs in precision and performance of GLIFT logic created using different methods. It also reveals the area and performance overheads that should be expected when expanding GLIFT for multilevel security.
引用
收藏
页码:1 / 25
页数:25
相关论文
共 50 条
  • [1] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES
    Tiwari, Mohit
    Li, Xun
    Wassel, Hassan M. G.
    Mazloom, Bita
    Mysore, Shashidhar
    Chong, Frederic T.
    Sherwood, Timothy
    [J]. IEEE MICRO, 2010, 30 (01) : 92 - 100
  • [2] Detecting Hardware Trojans with Gate-Level Information-Flow Tracking
    Hu, Wei
    Mao, Baolei
    Oberg, Jason
    Kastner, Ryan
    [J]. COMPUTER, 2016, 49 (08) : 44 - 52
  • [3] Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking
    Becker, Andrew
    Hu, Wei
    Tai, Yu
    Brisk, Philip
    Kastner, Ryan
    Ienne, Paolo
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [4] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking
    Zhao, Yiqiang
    Qu, Gonsen
    Zhang, Qizhi
    Li, Yao
    Li, Zhengyang
    He, Jiaji
    [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [5] Software-based Gate-level Information Flow Security for IoT Systems
    Cherupalli, Hari
    Duwe, Henry
    Ye, Weidong
    Kumar, Rakesh
    Sartori, John
    [J]. 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 328 - 340
  • [6] Expanding Gate Level Information Flow Tracking for Multilevel Security
    Hu, Wei
    Oberg, Jason
    Barrientos, Janet
    Mu, Dejun
    Kastner, Ryan
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2013, 5 (02) : 25 - 28
  • [7] Tracking Data Flow at Gate-Level through Structural Checking
    Le, Thao
    Di, Jia
    Tehranipoor, Mark
    Forte, Domenic
    Wang, Lei
    [J]. 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 185 - 189
  • [8] Security Order of Gate-Level Masking Schemes
    Takarabt, Sofiane
    Bahrami, Javad
    Ebrahimabadi, Mohammad
    Guilley, Sylvain
    Karimi, Naghmeh
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2023, : 57 - 67
  • [9] Generating Optimized Gate Level Information flow Tracking Logic for Enforcing Multilevel Security
    Tai, Yu
    Hu, Wei
    Zhang, Hui-Xiang
    Mu, De-Jun
    Huang, Xing-Li
    [J]. AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2016, 50 (05) : 361 - 368
  • [10] Theorem proof based gate level information flow tracking for hardware security verification
    Qin, Maoyuan
    Hu, Wei
    Wang, Xinmu
    Mu, Dejun
    Mao, Baolei
    [J]. COMPUTERS & SECURITY, 2019, 85 : 225 - 239