Detecting Hardware Trojans with Gate-Level Information-Flow Tracking

被引：1
|
作者：
Hu, Wei [1 ]
Mao, Baolei [2 ]
Oberg, Jason [3 ]
Kastner, Ryan [1 ]
机构：
[1] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA
[2] Northwestern Polytech Univ, Sch Automat, Xian, Peoples R China
[3] Tortuga Log, San Diego, CA USA
来源：
COMPUTER | 2016年 / 49卷 / 08期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method based on information-flow tracking uses gate-level logic to detect hardware Trojans that violate the confidentiality and integrity properties of third-party IP cores. Experiments on trust-HUB benchmarks show that the method reveals Trojan behavior and unintentional design vulnerabilities that functional testing cannot pinpoint.
引用
收藏
页码：44 / 52
页数：9
相关论文
共 50 条
  • [1] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES
    Tiwari, Mohit
    Li, Xun
    Wassel, Hassan M. G.
    Mazloom, Bita
    Mysore, Shashidhar
    Chong, Frederic T.
    Sherwood, Timothy
    [J]. IEEE MICRO, 2010, 30 (01) : 92 - 100
  • [2] HLIFT: A High-level Information Flow Tracking Method for Detecting Hardware Trojans
    Wang, Chenguang
    Cai, Yici
    Zhou, Qiang
    [J]. 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 727 - 732
  • [3] Gate-Level Information Flow Tracking for Security Lattices
    Hu, Wei
    Mu, Dejun
    Oberg, Jason
    Mao, Baolei
    Tiwari, Mohit
    Sherwood, Timothy
    Kastner, Ryan
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) : 1 - 25
  • [4] Hardware Trojans Classification for Gate-level Netlists based on Machine Learning
    Hasegawa, Kento
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 203 - 206
  • [5] Circuit enclaves susceptible to hardware Trojans insertion at gate-level designs
    Sebt, Seyed Mohammad
    Patooghy, Ahmad
    Beitollahi, Hakem
    Kinsy, Michel
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (06): : 251 - 257
  • [6] Hardware Trojans classification based on controllability and observability in gate-level netlist
    Xie, Xin
    Sun, Yangyang
    Chen, Hongda
    Ding, Yong
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (18):
  • [7] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking
    Zhao, Yiqiang
    Qu, Gonsen
    Zhang, Qizhi
    Li, Yao
    Li, Zhengyang
    He, Jiaji
    [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [8] Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking
    Becker, Andrew
    Hu, Wei
    Tai, Yu
    Brisk, Philip
    Kastner, Ryan
    Ienne, Paolo
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [9] Formal Verification of Gate-Level Multiple Side Channel Parameters to Detect Hardware Trojans
    Abbasi, Imran Hafeez
    Lodhi, Faiq Khalid
    Kamboh, Awais Mehmood
    Hasan, Osman
    [J]. FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS (FTSCS 2016), 2017, 694 : 75 - 92
  • [10] Hardware Trojans Classification for Gate-level Netlists Using Multi-layer Neural Networks
    Hasegawa, Kento
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 227 - 232
12345