共 50 条
- [2] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
- [3] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES [J]. IEEE MICRO, 2010, 30 (01) : 92 - 100
- [5] A logic obfuscation attack method based on gate-level information flow tracing techniques [J]. Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2024, 42 (01): : 78 - 83
- [7] Security Order of Gate-Level Masking Schemes [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2023, : 57 - 67
- [8] Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
- [9] Exploiting behavioral information in gate-level ATPG [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 141 - 148
- [10] Gate-Level Characterization: Foundations and Hardware Security Applications [J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 222 - 227