共 50 条
- [2] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES [J]. IEEE MICRO, 2010, 30 (01) : 92 - 100
- [4] Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
- [5] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
- [6] Hardware IP Protection Through Gate-level Obfuscation [J]. 2015 14TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS (CAD/GRAPHICS), 2015, : 186 - 193
- [9] CNF Encodings of Cardinality in Formal Methods for Robustness Checking of Gate-Level Circuits [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1479 - 1482
- [10] An Equivalence Checking Algorithm Based on Cut-set Match of Gate-level Circuits [J]. PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 2344 - 2349