Tracking Data Flow at Gate-Level through Structural Checking

被引:4
|
作者
Le, Thao [1 ]
Di, Jia [1 ]
Tehranipoor, Mark [2 ]
Forte, Domenic [2 ]
Wang, Lei [3 ]
机构
[1] Univ Arkansas, Fayetteville, AR 72701 USA
[2] Univ Florida, Gainesville, FL 32611 USA
[3] Univ Connecticut, Storrs, CT USA
关键词
Data Flow Tracking; Hardware Security; Structural Checking; Asset; Trojan Detection; INFORMATION;
D O I
10.1145/2902961.2903040
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The rapid growth of Internet-of-things and other electronic devices make a huge impact on how and where data travel. The confidential data (e.g., personal data, financial information) that travel through unreliable channels can be exposed to attackers. In hardware, the confidential data such as secret cipher keys are facing the same issue. This problem is even more serious when the IP is from a 3rd party and contains scan-chains. Thus, data flow tracking is important to analyze possible leakage channels in fighting against such hardware security threats. This paper introduces a method for tracking data flow and detecting potential hardware Trojans in gate-level soft IPs using assets and Structural Checking tool.
引用
收藏
页码:185 / 189
页数:5
相关论文
共 50 条
  • [1] Gate-Level Information Flow Tracking for Security Lattices
    Hu, Wei
    Mu, Dejun
    Oberg, Jason
    Mao, Baolei
    Tiwari, Mohit
    Sherwood, Timothy
    Kastner, Ryan
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) : 1 - 25
  • [2] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES
    Tiwari, Mohit
    Li, Xun
    Wassel, Hassan M. G.
    Mazloom, Bita
    Mysore, Shashidhar
    Chong, Frederic T.
    Sherwood, Timothy
    [J]. IEEE MICRO, 2010, 30 (01) : 92 - 100
  • [3] Detecting Hardware Trojans with Gate-Level Information-Flow Tracking
    Hu, Wei
    Mao, Baolei
    Oberg, Jason
    Kastner, Ryan
    [J]. COMPUTER, 2016, 49 (08) : 44 - 52
  • [4] Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking
    Becker, Andrew
    Hu, Wei
    Tai, Yu
    Brisk, Philip
    Kastner, Ryan
    Ienne, Paolo
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [5] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking
    Zhao, Yiqiang
    Qu, Gonsen
    Zhang, Qizhi
    Li, Yao
    Li, Zhengyang
    He, Jiaji
    [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [6] Hardware IP Protection Through Gate-level Obfuscation
    Li, Dongfang
    Liu, Wenchao
    Zou, Xuecheng
    Liu, Zhenglin
    [J]. 2015 14TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS (CAD/GRAPHICS), 2015, : 186 - 193
  • [7] GATE-LEVEL SIMULATION
    DABREU, MA
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 63 - 71
  • [8] Formal timing analysis of gate-level digital circuits using model checking
    Ain, Qurat-ul
    Hasan, Osman
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2024, 109
  • [9] CNF Encodings of Cardinality in Formal Methods for Robustness Checking of Gate-Level Circuits
    Velev, Miroslav N.
    Gao, Ping
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1479 - 1482
  • [10] An Equivalence Checking Algorithm Based on Cut-set Match of Gate-level Circuits
    Yue Yuan
    Tian Shuangliang
    [J]. PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 2344 - 2349