Tracking Data Flow at Gate-Level through Structural Checking

被引：4

作者：

Le, Thao ^{[1
]}

Di, Jia ^{[1
]}

Tehranipoor, Mark ^{[2
]}

Forte, Domenic ^{[2
]}

Wang, Lei ^{[3
]}

机构：

[1] Univ Arkansas, Fayetteville, AR 72701 USA

[2] Univ Florida, Gainesville, FL 32611 USA

[3] Univ Connecticut, Storrs, CT USA

来源：

2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI) | 2016年

关键词：

Data Flow Tracking; Hardware Security; Structural Checking; Asset; Trojan Detection; INFORMATION;

D O I：

10.1145/2902961.2903040

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The rapid growth of Internet-of-things and other electronic devices make a huge impact on how and where data travel. The confidential data (e.g., personal data, financial information) that travel through unreliable channels can be exposed to attackers. In hardware, the confidential data such as secret cipher keys are facing the same issue. This problem is even more serious when the IP is from a 3rd party and contains scan-chains. Thus, data flow tracking is important to analyze possible leakage channels in fighting against such hardware security threats. This paper introduces a method for tracking data flow and detecting potential hardware Trojans in gate-level soft IPs using assets and Structural Checking tool.

引用

页码：185 / 189

页数：5

共 50 条

[41] Theoretical Analysis of Gate Level Information Flow Tracking
Oberg, Jason
Hu, Wei
Irturk, Ali
Tiwari, Mohit
Sherwood, Timothy
Kastner, Ryan
[J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 244 - 247
[42] Single-Triggered Hardware Trojan Identification Based on Gate-Level Circuit Structural Characteristics
Chen, Fuqiang
Liu, Qiang
[J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
[43] Scalable gate-level models for power and timing analysis
Badaroglu, Mustafa
Van der Plas, Geert
Wambacq, Piet
Donnay, Stephane
Gielen, Georges
De Man, Hugo
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2938 - +
[44] Using conjugate symmetries to enhance gate-level simulations
Maurer, Peter M.
[J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 636 - 641
[45] Improving gate-level ATPG by traversing concurrent EFSMs
Di Guglielmo, Giuseppe
Fummi, Franco
Marconcini, Cristina
Pravadelli, Graziano
[J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 172 - +
[46] Optimal Design on Asynchronous System with Gate-level Pipelining
Tamura, Masato
Ito, Atsushi
Ikeda, Makoto
[J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[47] Design and Applications of Approximate Circuits by Gate-Level Pruning
Schlachter, Jeremy
Camus, Vincent
Palem, Krishna V.
Enz, Christian
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1694 - 1702
[48] Induction-based gate-level verification of multipliers
Chang, YT
Cheng, KTT
[J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 190 - 193
[49] Gate-Level Characterization: Foundations and Hardware Security Applications
Wei, Sheng
Meguerdichian, Saro
Potkonjak, Miodrag
[J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 222 - 227
[50] Machine learning approach to gate-level evolvable hardware
Iba, H
Iwata, M
Higuchi, T
[J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 327 - 343

← 1 2 3 4 5 →