Design for testability and built-in self-test of integrated circuits and systems: How these can add value to your products

被引：0
|
作者：
Ivanov, A [1 ]
机构：
[1] UNIV BRITISH COLUMBIA,DEPT ELECT ENGN,VANCOUVER,BC V6T 1Z4,CANADA
来源：
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1996年
关键词：
testing; design for testability (DfT); scan design; built-in self-test (BIST);
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：712 / 717
页数：6
相关论文
共 50 条
  • [41] Analog Neural Network Design for RF Built-In Self-Test
    Maliuk, Dzmitry
    Stratigopoulos, Haralampos-G.
    Huang, He
    Makris, Yiorgos
    [J]. INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [42] A parametric design of a built-in self-test FIFO embedded memory
    Barbagallo, S
    Bodoni, ML
    Medina, D
    DeBlasio, G
    Ferloni, M
    Fummi, F
    Sciuto, D
    [J]. 1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 221 - 229
  • [43] Hierarchical built-in self-test for system-on-chip design
    Chen, HH
    [J]. 2005 EMERGING INFORMATION TECHNOLOGY CONFERENCE (EITC), 2005, : 155 - 157
  • [44] DESIGN OF LARGE EMBEDDED CMOS PLAS FOR BUILT-IN SELF-TEST
    LIU, DL
    MCCLUSKEY, EJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 50 - 59
  • [45] Built-in Self-Test/Repair Scheme for TSV-Based Three-Dimensional Integrated Circuits
    Huang, Hung-Yen
    Huang, Yu-Sheng
    Hsu, Chun-Lung
    [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 56 - 59
  • [46] A Built-In Self-Test Technique for Transmitter-Only Systems
    Shafiee, Maryam
    Kitchen, Jennifer N.
    Ozev, Sule
    [J]. 2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,
  • [47] A COMPLETE SCHEME OF BUILT-IN SELF-TEST (BIST) STRUCTURE FOR FAULT-DIAGNOSIS IN ANALOG CIRCUITS AND SYSTEMS
    HATZOPOULOS, AA
    SISKOS, S
    KONTOLEON, JM
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1993, 42 (03) : 689 - 694
  • [48] Hidden Markov models with patterns to learn Boolean vector sequences and application to the built-in self-test for integrated circuits
    Bréhélin, L
    Gascuel, O
    Caraux, G
    [J]. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2001, 23 (09) : 997 - 1008
  • [49] A Design of Linearity Built-in Self-Test for Current-Steering DAC
    Hsin-Wen Ting
    Soon-Jyh Chang
    Su-Ling Huang
    [J]. Journal of Electronic Testing, 2011, 27 : 85 - 94
  • [50] PSEUDORANDOM TESTING FOR BOUNDARY-SCAN DESIGN WITH BUILT-IN SELF-TEST
    NAGVAJARA, P
    KARPOVSKY, MG
    LEVITIN, LB
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (03): : 58 - 65
12345