Stochastic Resonance in Bang-Bang Phase Detector Gain and the Impact on CDR Locking

被引：0
|
作者：
Ardila, Javier [1 ]
Roa, Elkim [1 ]
机构：
[1] Univ Ind Santander, Integrated Syst Res Grp OnChip, Bucaramanga, Colombia
来源：
2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a phenomenon called stochastic resonance (SR) is modeled and validated for clock and data recovery (CDR) circuits. In order to explain the underlying of the phenomenon in these systems, uniform and sinusoidal jitter noise are faced. The impact of SR on jitter transfer function (JTF) and jitter tolerance function (JTOL) is also presented and discussed for the USB 3.1 Gen1 standard.
引用
收藏
页码：306 / 309
页数：4
相关论文
共 50 条
  • [1] BANG-BANG CDR'S ACQUISITION, LOCKING, AND JITTER TOLERANCE
    He, Chao
    Kwasniewski, Tadeusz
    [J]. 2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
  • [2] Jitter analysis of a PLL-based CDR with a bang-bang phase detector
    Ramezani, M
    Andre, C
    Salama, T
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 393 - 396
  • [3] New Multilevel Bang-Bang Phase Detector
    Sanchez-Azqueta, Carlos
    Gimeno, Cecilia
    Aldea, Concepcion
    Celma, Santiago
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2013, 62 (12) : 3384 - 3386
  • [4] Bang-Bang Phase Detector Model Revisited
    Sanchez-Azqueta, C.
    Gimeno, C.
    Aldea, C.
    Celma, S.
    Azcona, C.
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1761 - 1764
  • [5] A new bang-bang phase/frequency detector for fast locking of phase-locked loops
    Li, Jiwang
    Yuan, Fei
    [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1203 - 1205
  • [6] A 10Gb/s CDR with a half-rate bang-bang phase detector
    Ramezani, M
    Salama, CAT
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 181 - 184
  • [7] Binary Phase Detector Gain in Bang-Bang Phase-Locked Loops With DCO Jitter
    Tertinek, Stefan
    Gleeson, James P.
    Feely, Orla
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 941 - 945
  • [8] Markov chains-based derivation of the phase detector gain in bang-bang PLLs
    Da Dalt, Nicola
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11) : 1195 - 1199
  • [9] A Non-Linear Model for Analysis of Limit Cycle Behavior in CDR With Bang-Bang Phase Detector
    Galambos, T.
    Lerner, V.
    [J]. IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [10] A half-rate bang-bang phase/frequency detector for continuous-rate CDR circuits
    Lin, Shao-Hung
    Hsieh, Chang-Lin
    Liu, Shen-Luan
    [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 353 - 356
12345