Top-down PLL design methodology combining block diagram, behavioral, and transistor-level simulators

被引：2

作者：

Nicolle, B. ^{[1
,2
]}

Tatinian, W. ^{[1
]}

Mayol, J. -J. ^{[2
]}

Oudinot, J.

Jacquemod, G. ^{[1
]}

机构：

[1] UNSA, CNRS, UMR 6071, LEAT, 250 Rue Albert Einstein, F-06560 Valbonne, France

[2] Mentor Graph Corp, F-38334 Saint Ismier, France

来源：

2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2007年

关键词：

circuit simulation; simulation software; design methodology;

D O I：

10.1109/RFIC.2007.380927

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present a design methodology based on a multi-simulator approach instead of using co-simulation. We based our study on a Phase Locked Loop (PLL) used in RF transceivers for frequency synthesis. We used Simulink as block diagram simulator, ADVance MS (ADMS) as behavioral simulator and Eldo as transistor-level simulator. The proposed results show the accuracy and simulation time for each description level.

引用

页码：475 / +

页数：2

共 50 条

[1] The new generation of top-down design methodology
Fujimoto, T
Yamaguchi, M
Yamanouchi, T
Ohnishi, M
Takahashi, M
Kambe, T
SHARP TECHNICAL JOURNAL, 1997, (67): : 25 - 30
[2] Top-down pass-transistor logic design
Yano, K
Sasaki, Y
Rikino, K
Seki, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 792 - 803
[3] Top-down system level design methodology using SpecC, VCC and SystemC
Cai, LK
Kritzinger, P
Olivares, M
Gajski, D
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1137 - 1137
[4] Methodology and tool for top-down relational database design
Rishe, Naphtali
Data and Knowledge Engineering, 1993, 10 (03): : 259 - 291
[5] Top-down microsystems design methodology and associated challenges
McCorquodale, MS
Gebara, FH
Kraver, KL
Marsman, ED
Senger, RM
Brown, RB
DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 292 - 296
[6] “BOTTOM-UP”OR“TOP-DOWN”——ON THE METHODOLOGY OF URBAN DESIGN
王建国
Journal of Southeast University(English Edition), 1992, (01) : 53 - 60
[7] Top-down methodology in industrial mixed-signals design
Liao, E
Postula, A
Ding, Y
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[8] A Top-Down Optimization Methodology for SC Filter Circuit Design
Serra, Hugo
Santos-Tavares, Rui
Paulino, Nuno
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1672 - 1675
[9] Top-down RSFQ logic design based on a binary decision diagram
Yoshikawa, N
Koshiyama, J
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 1098 - 1101
[10] Top-down design methods bring back the useful schematic diagram
Pratt, G
Jarett, J
ELECTRONIC DESIGN, 2001, 49 (16) : 64 - +

← 1 2 3 4 5 →