Top-down system level design methodology using SpecC, VCC and SystemC

被引：3
|
作者：
Cai, LK [1 ]
Kritzinger, P [1 ]
Olivares, M [1 ]
Gajski, D [1 ]
机构：
[1] Univ Calif Irvine, Irvine, CA 92717 USA
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/DATE.2002.998495
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1137 / 1137
页数：1
相关论文
共 50 条
  • [1] C/C++ based system design flow using SpecC, VCC and SystemC
    Cai, LK
    Olivarez, M
    Kritzinger, P
    Gajski, D
    [J]. SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 185 - 194
  • [2] Teaching system-level design using SpecC and SystemC
    Walstrom, RD
    Schneider, J
    Rover, DT
    [J]. 2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 95 - 96
  • [3] Impact of SpecC and SystemC in the SoC design methodology
    Olivarez, ML
    [J]. WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 1, PROCEEDINGS: INFORMATION SYSTEMS DEVELOPMENT, 2001, : 492 - 495
  • [4] Design of automobile exhaust system using top-down approach design methodology
    Koh, BK
    Park, GJ
    [J]. INTERNATIONAL JOURNAL OF VEHICLE DESIGN, 1996, 17 (03) : 276 - 294
  • [5] INVITED: ESL Design in SystemC AMS Introducing a top-down design methodology for mixed-signal systems
    Barnasconi, Martin
    Adhikari, Sumit
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [6] The new generation of top-down design methodology
    Fujimoto, T
    Yamaguchi, M
    Yamanouchi, T
    Ohnishi, M
    Takahashi, M
    Kambe, T
    [J]. SHARP TECHNICAL JOURNAL, 1997, (67): : 25 - 30
  • [7] A Top-Down Constraint-Driven Methodology for Smart System Design
    Crepaldi, Marco
    Grosso, Michelangelo
    Sassone, Alessandro
    Gallinaro, Stefano
    Rinaudo, Salvatore
    Poncino, Massimo
    Macii, Enrico
    Demarchi, Danilo
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2014, 14 (01) : 37 - 57
  • [8] A Top-Down Design Methodology Using Virtual Platforms for Concept Development
    Shah, Mohit
    Mears, Brian
    Chakrabarti, Chaitali
    Spanias, Andreas
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 444 - 450
  • [9] A Top-down, Mixed-level Design Methodology for CT BP ΔΣ Modulator Using Verilog-A
    Chu, Hung-Yuan
    Yang, Chun-Hung
    Leng, Chi-Wai
    Tsai, Chien-Hung
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1390 - 1393
  • [10] Top-down microsystems design methodology and associated challenges
    McCorquodale, MS
    Gebara, FH
    Kraver, KL
    Marsman, ED
    Senger, RM
    Brown, RB
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 292 - 296
12345