Top-down PLL design methodology combining block diagram, behavioral, and transistor-level simulators

被引：2

作者：

Nicolle, B. ^{[1
,2
]}

Tatinian, W. ^{[1
]}

Mayol, J. -J. ^{[2
]}

Oudinot, J.

Jacquemod, G. ^{[1
]}

机构：

[1] UNSA, CNRS, UMR 6071, LEAT, 250 Rue Albert Einstein, F-06560 Valbonne, France

[2] Mentor Graph Corp, F-38334 Saint Ismier, France

来源：

2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2007年

关键词：

circuit simulation; simulation software; design methodology;

D O I：

10.1109/RFIC.2007.380927

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present a design methodology based on a multi-simulator approach instead of using co-simulation. We based our study on a Phase Locked Loop (PLL) used in RF transceivers for frequency synthesis. We used Simulink as block diagram simulator, ADVance MS (ADMS) as behavioral simulator and Eldo as transistor-level simulator. The proposed results show the accuracy and simulation time for each description level.

引用

页码：475 / +

页数：2

共 50 条

[21] RETARGETING IN A MIXED TOP-DOWN/BOTTOM-UP DESIGN METHODOLOGY
MATTISON, R
COMPUTER DESIGN, 1991, 30 (15): : 81 - &
[22] NOISE-ANALYSIS TOOL SUPPORTS TOP-DOWN DESIGN METHODOLOGY
DONLIN, M
COMPUTER DESIGN, 1994, 33 (01): : 115 - 115
[23] A System-Verilog Behavioral Model for PLLs for Pre-Silicon Validation and Top-Down Design Methodology
Lotfy, Amr
Farooq, Syed Feruz Syed
Wang, Qi S.
Yaldiz, Soner
Mosalikanti, Praveen
Kurd, Nasser
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
[24] Top-down logic design with pass-transistor cells and efficient synthesiser
Hsiao, SF
Yeh, JS
ELECTRONICS LETTERS, 1998, 34 (12) : 1180 - 1182
[25] Top-Down Behavioral Modeling Methodology Of A Piezoelectric Microgenerator For Integrated Power Harvesting Systems
Boussetta, Hela
Basrour, Skandar
Marzencki, Marcin
DTIP 2008: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2008, : 307 - 310
[26] AN ELECTRICAL-ENGINEERING DESIGN COURSE SEQUENCE USING A TOP-DOWN DESIGN METHODOLOGY
GANDER, RE
SALT, JE
HUFF, GJ
IEEE TRANSACTIONS ON EDUCATION, 1994, 37 (01) : 30 - 35
[27] USING A HARDWARE DESCRIPTION LANGUAGE TO TEACH TOP-DOWN DESIGN METHODOLOGY FOR IC DESIGN
HARROLD, SJ
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1993, 30 (03) : 269 - 274
[28] Top-down design methodology for a 2 ps rms Jitter at 2.56 GHz of an analog PLL based on Ring and LC Tank Oscillators
Bechetoille, E.
Joly, B.
Lemaire, O.
Laktineh, I
Manen, S.
Mathez, H.
Russo, P.
Vallerand, P.
Vandaele, R.
JOURNAL OF INSTRUMENTATION, 2022, 17 (05)
[29] TOP-DOWN DESIGN PROCESS FOR GATE-LEVEL COMBINATIONAL LOGIC DESIGN
SANDIGE, RS
IEEE TRANSACTIONS ON EDUCATION, 1992, 35 (03) : 247 - 252
[30] Cell-based top-down design methodology for RSFQ digital circuits
Yoshikawa, N
Koshiyama, J
Motoori, K
Matsuzaki, F
Yoda, K
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2001, 357 (SUPPL. 1): : 1529 - 1539

← 1 2 3 4 5 →