Instruction prefetching of systems codes with layout optimized for reduced cache misses

被引：0
|
作者：
Xia, C [1 ]
Torrellas, J [1 ]
机构：
[1] UNIV ILLINOIS,CTR SUPERCOMP RES & DEV,URBANA,IL 61801
来源：
23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：271 / 282
页数：12
相关论文
共 50 条
  • [41] Prefetching Techniques for STT-RAM based Last-level Cache in CMP Systems
    Mao, Mengjie
    Sun, Guangyu
    Li, Yong
    Jones, Alex K.
    Chen, Yiran
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 67 - 72
  • [42] Stochastic Coded Caching with Optimized Shared-Cache Sizes and Reduced Subpacketization
    Malik, Adeel
    Serbetci, Berksan
    Elia, Petros
    IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC 2022), 2022, : 2918 - 2923
  • [43] Hybrid instruction cache partitioning for preemptive real-time systems
    BusquetsMataix, JV
    Serrano, JJ
    Wellings, A
    NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 56 - 63
  • [44] Branch Prediction Directed Dynamic Instruction Cache Locking for Embedded Systems
    Qiu, Keni
    Zhao, Mengying
    Xue, Chun Jason
    Orailoglu, Alex
    2013 IEEE 19TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2013, : 209 - 216
  • [45] A Small Write Prefetching Scheme for Engery-Optimized RAID Sub-systems
    Sun Z.-Z.
    Huang H.
    Zhang Q.-X.
    Tan Y.-A.
    Li Y.-Z.
    Zhang X.-S.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (09): : 1987 - 1993
  • [46] Optimization of particle-in-cell codes on reduced instruction set computer processors
    Decyk, Viktor K.
    Karmesin, Steve Roy
    De Boer, Aient
    Liewer, Paulett C.
    Computers in Physics, 1996, 10 (03):
  • [47] Custom instruction filter cache synthesis for low-power embedded systems
    Vivekanandarajah, K
    Srikanthan, T
    16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 151 - 157
  • [48] Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems
    Ding, Huping
    Liang, Yun
    Mitra, Tulika
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [49] Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems
    Aparicio, Luis C.
    Segarra, Juan
    Rodriguez, Clemente
    Vinals, Victor
    16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 319 - 328
  • [50] An efficient direct mapped instruction cache for application-specific embedded systems
    Zhang, CJ
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 45 - 50
12345