Instruction prefetching of systems codes with layout optimized for reduced cache misses

被引：0
|
作者：
Xia, C [1 ]
Torrellas, J [1 ]
机构：
[1] UNIV ILLINOIS,CTR SUPERCOMP RES & DEV,URBANA,IL 61801
来源：
23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：271 / 282
页数：12
相关论文
共 50 条
  • [1] Compressed cache layout aware prefetching
    Charmchi, Niloofar
    Collange, Caroline
    Seznec, Andre
    2019 31ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2019), 2019, : 25 - 28
  • [2] PREFETCHING PACING BUFFER TO REDUCE CACHE MISSES.
    Pomerene, J.H.
    Puzak, T.R.
    Rechtschaffen, R.N.
    Sparacio, F.J.
    IBM technical disclosure bulletin, 1984, 27 (05): : 2773 - 2774
  • [3] Instruction cache prefetching with extended BTB
    Chi, SA
    Shiu, RM
    Chiu, JC
    Chang, SE
    Chung, CP
    1997 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1997, : 360 - 365
  • [4] A performance study of instruction cache prefetching methods
    Hsu, WC
    Smith, JE
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (05) : 497 - 508
  • [5] Instruction cache prefetching directed by branch prediction
    Chiu, JC
    Shiu, RM
    Chi, SA
    Chung, CP
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (05): : 241 - 246
  • [6] Instruction cache prefetching directed by branch prediction
    Institute of Computer Science and Information Engineering, National Chiao Tung University, Hsinchu 30050, Taiwan
    IEE Proc Comput Digital Tech, 5 (241-246):
  • [7] A large, fast instruction window for tolerating cache misses
    Lebeck, AR
    Koppanalil, J
    Li, T
    Patwardhan, J
    Rotenberg, E
    29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 59 - 70
  • [8] Energy Consumption Analysis of Instruction Cache Prefetching Methods
    Baradaran, Morteza
    Ansari, Ali
    Sadrosadati, Mohammad
    Sarbazi-Azad, Hamid
    2023 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS, SBAC-PADW, 2023, : 60 - 67
  • [9] Exploiting procedure level locality to reduce instruction cache misses
    Batchu, RV
    Jiménez, DA
    EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 75 - 84
  • [10] Non-referenced prefetch (NRP) cache for instruction prefetching
    Park, GH
    Kwon, OY
    Han, TD
    Kim, SD
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (01): : 37 - 43
12345