Instruction prefetching of systems codes with layout optimized for reduced cache misses

被引：0
|
作者：
Xia, C [1 ]
Torrellas, J [1 ]
机构：
[1] UNIV ILLINOIS,CTR SUPERCOMP RES & DEV,URBANA,IL 61801
来源：
23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：271 / 282
页数：12
相关论文
共 50 条
  • [31] Hardware-controlled prefetching in directory-based cache coherent systems
    Hu, WW
    Xia, PS
    FRONTIERS '96 - THE SIXTH SYMPOSIUM ON FRONTIERS OF MASSIVELY PARALLEL COMPUTING, PROCEEDINGS, 1996, : 206 - 213
  • [32] Balanced instruction cache: Reducing conflict misses of direct-mapped caches through balanced subarray accesses
    Department of Electrical and Computer Engineering, San Diego State University
    IEEE Comput. Archit. Lett., 2006, 1 (2-5):
  • [33] Profile directed instruction cache tuning for embedded systems
    Vivekanandarajah, Kugan
    Srikanthan, Thambipillai
    Clarke, Christopher T.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 277 - +
  • [34] Dynamic round-robin task scheduling to reduce cache misses for embedded systems
    Batcher, Ken W.
    Walker, Robert A.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1332 - +
  • [35] Threaded Prefetching: A New Instruction Memory Hierarchy for Real-Time Systems
    Minsuk Lee
    Sang Lyul Min
    Heonshik Shin
    Chong Sang Kim
    Chang Yun Park
    Real-Time Systems, 1997, 13 : 47 - 65
  • [36] Threaded prefetching: A new instruction memory hierarchy for real-time systems
    Lee, M
    Min, SL
    Shin, H
    Kim, CS
    Park, CY
    REAL-TIME SYSTEMS, 1997, 13 (01) : 47 - 65
  • [37] Instruction Cache Locking for Embedded Systems using Probability Profile
    Tiantian Liu
    Minming Li
    Chun Jason Xue
    Journal of Signal Processing Systems, 2012, 69 : 173 - 188
  • [38] Instruction Cache Locking for Embedded Systems using Probability Profile
    Liu, Tiantian
    Li, Minming
    Xue, Chun Jason
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 69 (02): : 173 - 188
  • [39] An estimation methodology for designing instruction cache memory of embedded systems
    Kroupis, Nikolaos
    Mamagkakis, Stylianos
    Soudris, Dimitrios
    PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 21 - +
  • [40] Instruction-Cache Locking for Improving Embedded Systems Performance
    Anand, Kapil
    Barua, Rajeev
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
12345