Performance of Dual-Channel Gate-All-Around Polysilicon Nanowire Thin-film Transistor

被引：0
|
作者：
Huang, Po-Chun [1 ]
Sheu, Tzu-Shiun [1 ]
Chen, Chen-Chia [1 ]
Chen, Lu-An [1 ]
Sheu, Jeng-Tzong [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Nanotechnol, Hsinchu 30050, Taiwan
来源：
2008 IEEE SILICON NANOELECTRONICS WORKSHOP | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：151 / 152
页数：2
相关论文
共 50 条
  • [31] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    [J]. APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [32] NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants
    Martinez, A.
    Aldegunde, M.
    Brown, A. R.
    Roy, S.
    Asenov, A.
    [J]. SOLID-STATE ELECTRONICS, 2012, 71 : 101 - 105
  • [33] Performance of Stacked Nanosheets Gate-All-Around and Multi-Gate Thin-Film-Transistors
    Lin, Yu-Ru
    Yang, Yi-Yun
    Lin, Yu-Hsien
    Kurniawan, Erry Dwi
    Yeh, Mu-Shin
    Chen, Lun-Chun
    Wu, Yung-Chun
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1187 - 1191
  • [34] Gate-all-around polycrystalline-silicon thin-film transistors with self-aligned grain-growth nanowire channels
    Liao, Ta-Chuan
    Kang, Tsung-Kuei
    Lin, Chia-Min
    Wu, Chun-Yu
    Cheng, Huang-Chung
    [J]. APPLIED PHYSICS LETTERS, 2012, 100 (09)
  • [35] Design and performance analysis of gate-all-around negative capacitance dopingless nanowire tunnel field effect transistor
    Solay, Leo Raj
    Kumar, Naveen
    Amin, S. Intekhab
    Kumar, Pradeep
    Anand, Sunny
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (11)
  • [36] Novel Gate-All-Around High-Voltage Thin-Film Transistor With T-Shaped Metal Field Plate Design
    Tsai, Jhen-Yu
    Hu, Hsin-Hui
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 882 - 887
  • [37] ENHANCED POLYSILICON THIN-FILM TRANSISTOR PERFORMANCE BY OXIDE ENCAPSULATION
    TROXELL, JR
    HARRINGTON, MI
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (03) : 802 - 806
  • [38] Design and Performance Assessment of Graded Channel Gate-All-Around Silicon Nanowire FET for Biosensing Applications
    Vaithiyanathan Ashima
    Balwinder Dhandapani
    [J]. Silicon, 2023, 15 : 3535 - 3542
  • [39] Design and Performance Assessment of Graded Channel Gate-All-Around Silicon Nanowire FET for Biosensing Applications
    Ashima, Vaithiyanathan
    Dhandapani, Vaithiyanathan
    Raj, Balwinder
    [J]. SILICON, 2023, 15 (08) : 3535 - 3542
  • [40] Semi-insulating polysilicon thin-film transistor: A proposed thin-film transistor
    Choi, Kwangsoo
    Matsumura, Masakiyo
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (7 A): : 3497 - 3499
12345