Performance of Stacked Nanosheets Gate-All-Around and Multi-Gate Thin-Film-Transistors

被引：16
|
作者：
Lin, Yu-Ru [1 ]
Yang, Yi-Yun [1 ]
Lin, Yu-Hsien [2 ]
Kurniawan, Erry Dwi [1 ,3 ,4 ]
Yeh, Mu-Shin [5 ]
Chen, Lun-Chun [1 ,6 ]
Wu, Yung-Chun [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 300, Taiwan
[2] Natl United Univ, Dept Elect Engn, Miaoli 36003, Taiwan
[3] Acad Sinica, Taiwan Int Grad Program, Nano Sci & Technol Program, Hsinchu 300, Taiwan
[4] Natl Tsing Hua Univ, Hsinchu 300, Taiwan
[5] Natl Appl Res Labs, Natl Nano Device Labs, Hsinchu 300, Taiwan
[6] eMemory Technol Inc, Business Grp 1, Prod Div 2, Hsinchu 30265, Taiwan
来源：
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2018年 / 6卷 / 01期
关键词：
Thin-film transistor (TFT); gate-all-around (GAA); Nanosheet (NS); stacked structure;
D O I：
10.1109/JEDS.2018.2873008
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This comprehensive study of the horizontally p-type stacked nanosheets inversion mode thin-film transistor with gate-all-around (SNS-GAATFT) and multi-gate (SNS- EFT) structures. The stacked nanosheets device structure, fabrication, and electrical characteristics are analyzed. The SNS-GAATFT reveals better performance to multi-gate SNS-TFT. The proposed inversion mode SNS-TFT has properties of the easy process with low cost and compatible with all 3-D Si CMOS and AMOLED applications. Moreover, the SNS-GAAEFT is suitable for future monolithic 3-D IC for 2015's ITRS technology roadmap for the year 2024-2030.
引用
收藏
页码：1187 / 1191
页数：5
相关论文
共 50 条
  • [1] Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors
    Tsai, Meng-Ju
    Peng, Kang-Hui
    Sun, Chong-Jhe
    Yan, Siao-Cheng
    Hsu, Chieng-Chung
    Lin, Yu-Ru
    Lin, Yu-Hsien
    Wu, Yung-Chun
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 1133 - 1139
  • [2] Tunability of Parasitic Channel in Gate-All-Around Stacked Nanosheets
    Barraud, S.
    Previtali, B.
    Lapras, V.
    Vizioz, C.
    Hartmann, J. -M.
    Martinie, S.
    Lacord, J.
    Casse, M.
    Dourthe, L.
    Loup, V.
    Romano, G.
    Rambal, N.
    Chalupa, Z.
    Bernier, N.
    Audoit, G.
    Jannaud, A.
    Delaye, V.
    Balan, V.
    Rozeau, O.
    Ernst, T.
    Vinet, M.
    [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [3] Comparison of Vertically Double Stacked Poly-Si Nanosheet Junctionless Field Effect Transistors with Gate-all-around and Multi-gate Structure
    Tsai, Meng-Ju
    Peng, Kang-Hui
    Lin, Yu-Ru
    Wu, Yung-Chun
    [J]. 2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [4] Gate-All-Around Transistors Based on Vertically Stacked Si Nanowires
    Mertens, H.
    Ritzenthaler, R.
    Hikavyy, A.
    Kim, M. S.
    Tao, Z.
    Wostyn, K.
    Schram, T.
    Kunnen, E.
    Ragnarsson, L. -A.
    Dekkers, H.
    Hopf, T.
    Devriendt, K.
    Tsvetanova, D.
    Chew, S. A.
    Kikuchi, Y.
    Van Besien, E.
    Rosseel, E.
    Mannaert, G.
    De Keersgieter, A.
    Chasin, A.
    Kubicek, S.
    Dangol, A.
    Demuynck, S.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    [J]. SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 19 - 30
  • [5] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    [J]. Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [6] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701
  • [7] Process Flow Modelling and Characterisation of Stacked Gate-All-Around Nanosheet Transistors
    Mumba, K.
    Cai, S.
    Kalna, K.
    [J]. 2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 271 - 274
  • [8] Strain effect on performance of multi-stacked gate-all-around CMOS inverters
    Kim, Kihwan
    Lee, Ji Hwan
    Oh, Saeroonter
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (12)
  • [9] The next generation of gate-all-around transistors
    Lishu Wu
    [J]. Nature Electronics, 2023, 6 : 469 - 469
  • [10] Gate-all-around transistors stack up
    Thomas, Stuart
    [J]. NATURE ELECTRONICS, 2020, 3 (12) : 728 - 728
12345