共 50 条
- [41] Digital Signal Processing on Fast Array Processor. [J]. Mitteilungen AGEN, 1983, (37): : 35 - 49
- [42] DIGITAL SIGNAL PROCESSOR (DSP) FOR TELECOMMUNICATIONS AND SPEECH PROCESSING [J]. JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1985, 20 : 355 - 363
- [43] Reconfigurable Architecture: An Approach to Design Low Power Digital Signal Processor [J]. INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 433 - 437
- [44] Reconfigurable Signal Processor Designs for Advanced Digital Array Radar Systems [J]. RADAR SENSOR TECHNOLOGY XXI, 2017, 10188
- [45] PARALLEL PROCESSOR SCHEDULING FOR DIGITAL SIGNAL-PROCESSING [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1911 - 1914
- [46] A high-efficiency reconfigurable digital signal processor for multimedia computing [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 768 - 771
- [47] Research on reconfigurable digital signal processor based on control dataflow graph [J]. Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2009, 41 (SUPPL. 1): : 16 - 21
- [48] Reconfigurable data path processor: Implementation and application for signal processing algorithms [J]. IEEE 11TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND IEEE SIGNAL PROCESSING EDUCATION WORKSHOP, 2004, : 182 - 186
- [50] A new development system for reconfigurable digital signal processing [J]. FIRST INTERNATIONAL CONFERENCE ON 3G MOBILE COMMUNICATION TECHNOLOGIES, 2000, (471): : 306 - 310