Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing

被引:12
|
作者
Fey, D
Kasche, B
Burkert, C
Tschache, O
机构
[1] Univ Jena, Dept Comp Architecture & Commun, D-07745 Jena, Germany
[2] Univ Erlangen Nurnberg, Cept Comp Struct, D-91058 Erlangen, Germany
来源
APPLIED OPTICS | 1998年 / 37卷 / 02期
关键词
D O I
10.1364/AO.37.000284
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A concept for a parallel digital signal processor based on optical interconnections and optoelectronic VLSI circuits is presented. It is shown that the proper combination of optical communication, architecture, and algorithms allows a throughput that outperforms purely electronic solutions. The usefulness of low-level algorithms from the add-and-shift class is emphasized. These algorithms lead to fine-grain, massively parallel on-chip processor architectures with high demands for optical off-chip interconnections. A comparative performance analysis shows the superiority of a bit-serial architecture. This architecture is mapped onto an optoelectronic three-dimensional circuit, and the necessary optical interconnection scheme is specified. (C) 1998 Optical Society of America.
引用
收藏
页码:284 / 295
页数:12
相关论文
共 50 条
  • [41] Digital Signal Processing on Fast Array Processor.
    Duenki, M.
    [J]. Mitteilungen AGEN, 1983, (37): : 35 - 49
  • [42] DIGITAL SIGNAL PROCESSOR (DSP) FOR TELECOMMUNICATIONS AND SPEECH PROCESSING
    HAGIWARA, Y
    ICHIKAWA, A
    SHIRASU, H
    [J]. JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1985, 20 : 355 - 363
  • [43] Reconfigurable Architecture: An Approach to Design Low Power Digital Signal Processor
    Khera, Preeti
    Kumar, Ashok
    Singh, Sukhwinder
    Semwal, Sunil
    [J]. INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 433 - 437
  • [44] Reconfigurable Signal Processor Designs for Advanced Digital Array Radar Systems
    Suarez, Hernan
    Zhang, Yan
    Yu, Xining
    [J]. RADAR SENSOR TECHNOLOGY XXI, 2017, 10188
  • [45] PARALLEL PROCESSOR SCHEDULING FOR DIGITAL SIGNAL-PROCESSING
    KUNIEDA, H
    TOYOSHIMA, S
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1911 - 1914
  • [46] A high-efficiency reconfigurable digital signal processor for multimedia computing
    Chen, LH
    Chen, OTC
    Ma, RL
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 768 - 771
  • [47] Research on reconfigurable digital signal processor based on control dataflow graph
    Duan, Ran
    Liang, Jie
    Wang, Yan-Ning
    [J]. Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2009, 41 (SUPPL. 1): : 16 - 21
  • [48] Reconfigurable data path processor: Implementation and application for signal processing algorithms
    Chavan, A
    Nava, PA
    Moya, JA
    [J]. IEEE 11TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND IEEE SIGNAL PROCESSING EDUCATION WORKSHOP, 2004, : 182 - 186
  • [49] MULTIPLE DIGITAL SIGNAL PROCESSOR ENVIRONMENT FOR INTELLIGENT SIGNAL-PROCESSING
    GASS, WS
    TARRANT, RT
    PAWATE, BI
    GAMMEL, M
    RAJASEKARAN, PK
    WIGGINS, RH
    COVINGTON, CD
    [J]. PROCEEDINGS OF THE IEEE, 1987, 75 (09) : 1246 - 1259
  • [50] A new development system for reconfigurable digital signal processing
    Lund, D
    Honary, B
    Darnell, M
    [J]. FIRST INTERNATIONAL CONFERENCE ON 3G MOBILE COMMUNICATION TECHNOLOGIES, 2000, (471): : 306 - 310